

Components and materials

Part 7 September 1971

Circuit blocks

COMPONENTS AND MATERIALS

Part 7

September 1971

Circuit blocks 100 kHz Series	Α	
Circuit blocks 1-Series	В	
Circuit blocks for ferrite core memory drive	С	
Circuit blocks 10-Series	D	

For comprehensive contents list see back

DATA HANDBOOK SYSTEM

To provide you with a comprehensive source of information on electronic components, subassemblies and materials, our Data Handbook System is made up of three series of handbooks, each comprising several parts.

The three series, identified by the colours noted, are:

ELECTRON TUBES (9 parts)

BLUE

SEMICONDUCTORS AND INTEGRATED CIRCUITS (5 parts)

RED

COMPONENTS AND MATERIALS (7 parts)

GREEN

The several parts contain all pertinent data available at the time of publication, and each is revised and reissued annually; the contents of each series are summarized on the following pages.

We have made every effort to ensure that each series is as accurate, comprehensive and up-to-date as possible, and we hope you will find it to be a valuable source of reference. Where ratings or specifications quoted differ from those published in the preceding edition they will be pointed out by arrows. You will understand that we can not guarantee that all products listed in any one edition of the handbook will remain available, or that their specifications will not be changed, before the next edition is published. If you need confirmation that the pusblished data about any of our products are the latest available, may we ask that you contact our representative. He is at your service and will be glad to answer your inquiries.

ELECTRON TUBES (BLUE SERIES)

This series consists of the following parts, issued on the dates indicated.

Part 1

January 1971

Transmitting tubes (Tetrodes, Pentodes)

Associated accessories

Part 2

March 1971

Tubes for microwave equipment

Part 3

March 1970

Special Quality tubes

Miscellaneous devices

Part 4

April 1971

Receiving tubes

Part 5

May 1971

Cathode-ray tubes Photo tubes Camera tubes Photoconductive devices Associated accessories

Part 6

June 1971

Photomultipliers tubes Channel electron multipliers Scintillators Photoscintillators Radiation counter tubes Semiconductor radiation detectors Neutron generator tubes Photo diodes Associated accessories

Part 7

July 1971

Voltage stabilizing and reference tubes Counter, selector, and indicator tubes Trigger tubes Switching diodes

Thyratrons
Ignitrons
Industrial rectifying tubes
High-voltage rectifying tubes

Part 8

August 1971

T.V. Picture tubes

Part 9

January 1971

Transmitting tubes (Triodes)
Tubes for R. F. heating (Triodes)

Associated accessories

August 1971

SEMICONDUCTORS AND INTEGRATED CIRCUITS (RED SERIES)

This series consists of the following parts, issued on the dates indicated.

Part 1 Diodes and Thyristors

September 1971

General
Signal diodes
Variable capacitance diodes
Voltage regulator diodes
Rectifier diodes

Thyristors, diacs, triacs Rectifier stacks Accessories Heatsinks

Part 2 Low frequency; Deflection

October 1970

General
Low frequency transistors (low power)
Low frequency power transistors

Deflection transistors Accessories

Part 3 High frequency; Switching

November 1970

General High frequency transistors Switching transistors Accessories

Part 4 Special types

December 1970

General
Transmitting transistors
Microwave devices
Field effect transistors
Dual transistors
Microminiature devices for
thick- and thin-film circuits

Beam lead devices for thick- and thin-film circuits Photo devices Accessories

Part 5 Integrated Circuits

March 1971

General
Digital integrated circuits
DTL (FC family)
TTL (FJ family)
MOS (FD family)

Linear integrated circuits

COMPONENTS AND MATERIALS (GREEN SERIES)

This series consists of the following parts, issued on the dates indicated.

Part 1 Circuit Blocks, Input/Output Devices, October 1971 Electro-mechanical Components *), Peripheral Devices

Circuit blocks 40-Series Counter modules 50-Series Norbits 60-Series, 61-Series Circuit blocks 90-Series Input/output devices
Electro-mechanical components *)
Peripheral devices

Part 2 Resistors, Capacitors

Fixed resistors Variable resistors Non-linear resistors Ceramic capacitors **December 1970**Polyester, polycarbonate, polystyrene,

paper capacitors Electrolytic capacitors Variable capacitors

Part 3 Radio, Audio, Television

FM tuners
Coils * *)
Piezoelectric ceramic resonators
and filters
Loudspeakers

February 1971

Audio and mains transformers Television tuners Components for black and white television Components for colour television Deflection assemblies for camera tubes

Part 4 Magnetic Materials, Piezoelectric Ceramics

April 1971

Ferrites for radio, audio and television Small coils, assemblies and assembling parts Ferroxcube potcores and square cores Ferroxcube transformer cores Piezoxide Permanent magnet materials

Part 5 Memory Products, Magnetic Heads, Quartz Crystals, June 1971 Microwave Devices, Variable Transformers

Ferrite memory cores Matrix planes, matrix stacks Complete memories Magnetic heads Quartz crystal units, crystal filters Isolators, circulators Variable mains transformers

Part 6 Electric Motors and Accessories, Timing and Control Devices

August 1971

Stepper motors Small synchronous motors Asynchronous motors Small d.c. motors

Tachogenerators and servomotors
Indicators for built-in test equipment

Part 7 Circuit Blocks

Circuit blocks for ferrite core memory drive

Circuit blocks 100kHz Series Circuit blocks 1-Series Circuit blocks 10-Series

*) From October 1971 published in Part 1 instead of Part 5.

**) Also included (under "Small coils, etc.") in Part 4.

September 1971

September 1971

Technology relating to the products described in this publication is shared by the following companies.

Argentina

FAPESA I.y.C. Melincué 2594 Tel. 50-9941/8155 **BUENOS AIRES**

Australia

Philips Industries Ltd. Miniwatt Electronics Division 20, Herbert St. Tel. 43-2171 ARTARMON, N.S.W.

Austria WIVEG Zieglergasse 6 Tel. 93 26 22 A1072 VIENNA

Belgium M.B.L.E. 80, rue des Deux Gares Tel. 23 00 00 1070 BRUSSELS

Brazil IBRAPE S.A. Av. Paulista 2073-S/Loja

Tel. 278-1111 SAO PAULO

Canada Philips Electron Devices 116, Vanderhoof Ave. Tel. 425-5161

TORONTO 17, Ontario

Philips Chilena S.A Av. Šanta Maria 0760 Tel. 39-40 01 SANTIAGO

Colombia SADAPE S.A

Calle 19, No.5-51 Tel. 422-175 BOGOTA D.E. 1

Miniwatt A/S Emdrupvej 115A Tel. (01) 69 16 22 DK-2400 KØBENHAVN NV

Finland

Denmark

Oy Philips A.B. Elcoma Division Kaivokatu 8 Tel. 10 915 HELSINKI 10

France R.T.C.

La Radiotechnique-Compelec Avenue Ledru Rollin 130 Tel. 357-69-30 PARIS 11

Germany VALVO G.m.b.H.

Valvo Haus Burchardstrasse 19. Tel. (0411) 3296-1 2 HAMBURG 1

Philips S.A. Hellénique Elcoma Division 52, Av. Syngrou Tel. 915.311 ATHENS

Hong Kong

Philips Hong Kong Ltd. Components Dept St. George's Building 21st Fl. Tel. K-42 82 05 HONG KONG

India

INBELEC Div. of Philips India Ltd. Band Box House 254-D, Dr. Annie Besant Road Tel. 45 33 86, 45 64 20, 45 29 86 Worli, Bombay 18 (WB)

Indonesia

P.T. Philips-Ralin Electronics Elcoma Division Djalan Gadjah Mada 18 Tel. 44 163 DJAKARTA

Ireland

Philips Electrical (Ireland) Ltd. Newstead, Clonskeagh Tel. 69 33 55 **DUBLIN 14**

Italy

Philips S.p.A. Sezione Elcoma Piazza IV Novembre 3 Tel. 69 94 MILANO

Japan

NIHON PHILIPS 32nd Fl., World Trade Center Bldg. 5, 3-chome, Shiba Hamamatsu-cho Minato-ku, Tel. (435) 5204-5 TOKYO

Mexico

Electrónica S.A. de C.V. Varsovia No.36 Tel. 5-33-11-80 MEXICO 6, D.F.

Netherlands

Philips Nederland N.V. Afd. Elonco Boschdijk, VB Tel. (040) 43 33 33 **EINDHOVEN**

New Zealand

EDAC Ltd. 70-72 Kingsford Smith Street Tel. 873 159 WELLINGTON

Norway

Electronica A/S Middelthunsgate 27 Tel. 46 39 70 OSLO 3

Peru

CADESA Jr. Ilo, No. 216 Appartado 10132 Tel. 27 7317 LIMA

Portugal

Philips Portuguesa S.A.R.L. Rua Joaquim Antonio de Aguiar 66 CARACAS Tel. 68 31 21/9 LISBOA

South Africa

EDAC (PTY) Ltd. South Park Lane New Doornfontein Tel. 24/6701-2 **JOHANNESBURG**

Spain

COPRESA S.A. Balmes 22 Tel. 232 66 80 BARCELONA 7

Sweden

ELCOMA A.B. Lidingövägen 50 Tel. 08/67 97 80 10250 STOCKHOLM 27

Switzerland Philips A.G. Edenstrasse 20 Tel. 051/44 22 11

CH-8027 ZUERICH

Taiwan

Philips Taiwan Ltd. San Min Building, 3rd Fl. 57-1, Chung Shan N. Road Section 2 Tel. 553 101 TAIPFI

Turk Philips Ticaret A.S. **EMET Department** Gumussuyu Cad. 78-80 Tel. 45.32.50 Beyoglu, ISTANBUL

United Kingdom

Mullard Ltd. Mullard House Torrington Place Tel. 01-580 6633 LONDON WC1E 7HD

United States

Amperex Electronic Corp. Electron Tubes Div. Tel. 516 WE 1-6200 HICKSVILLE N.Y. Sem. and Microcircuits Div. Tel. 401-762-9000 SLATERSVILLE R.I. 02876 Electronic Components Div. Tel. 516-234-7000 HAUPPAUGE N.Y.

Ferroxcube Corp.

(Memory Products) P.O. Box 359 Tel. (914) 246-2811 SAUGERTIES, N.Y. 12477

Uruguay


Luzilectron S.A. Rondeau 1567, piso 5 Tel. 9 43 21 MONTEVIDEO

Venezuela

C.A. Philips Venezolana Elcoma Department Colinas de Bello Monte Tel. 72.01.51

Circuit blocks 100 kHz Series





INTRODUCTION

A circuit block is a small encapsulated unit containing a basic electronic circuit, designed to accept and operate upon a specific type of input signal and to produce a specific type of electrical output. A number of different blocks can be combined to form larger parts of an electronic digital system.

In this series the following units and assembled panels are available:

description	colour	abbreviation	catalog number	page
Flip-flop	red	FF1	2722 001 00001	A57
Flip-flop	red	FF2	2722 001 00011	A61
Flip-flop	red	FF3	2722 001 00021	A65
Flip-flop	red	FF4	2722 001 00031	A69
Dual 3-input negative gate	orange	2.3N1	2722 001 01001	A73
Dual 2-input negative gate	orange	2.2N1	2722 001 01011	A75
Dual 3-input positive gate	orange	2.3P1	2722 001 02001	A77
Dual 2-input positive gate	orange	2.2P1	2722 001 02011	A79
Dual pulse logic	orange	2.PL1	2722 001 03001	A81
Dual pulse logic	orange	2.PL2	2722 001 03011	A85
Emitter follower/inverter				
amplifier	yellow	EF1/IA1	2722 001 07001	A89
Dual emitter follower	yellow	2.EF1	2722 001 05001	A91
Dual inverter amplifier	yellow	2.IA1	2722 001 06001	A95
Dual emitter follower	yellow	2.EF2	2722 001 05011	A99
Dual inverter amplifier	yellow	2.IA2	2722 001 06011	A103
Dual gate inverter	yellow	2.GI1	2722 001 08001	B31
Pulse shaper	green	PS1	2722 001 11001	A107
Pulse shaper	green	PS2	2722 001 11011	A111
Positive reset unit	blue	PR1	2722 001 22001	A117
One-shot multivibrator	green	OS1	2722 001 10001	A121
One-shot multivibrator	green	OS2	2722 001 10011	A125
Pulse driver	green	PD1	2722 001 13011	A131
Printed-wiring board for PD1		PDA1	4322 026 34710	A 181
Power amplifier	-	PA1	2722 032 00011	A137
Printed-wiring board for PA1		PAA1	4322 026 33630	A179
Decade counter	-	DC1	2722 009 00001	A141
Dual decade counter	-	2.DCA2	2722 009 00011	A147
Reversible counter	-	BCA1	2722 009 00021	A153
Decade counter and				
numerical indicator				
tube driver assembly		DCA3	2722 009 00031	A 159
Dual numerical indicator				
tube driver assembly		2.ID1	2722 009 05001	A167

A number of static input and output devices can be used in conjunction with $100~\mathrm{kHz}$ circuit blocks, see chapter "INPUT/OUTPUT DEVICES"

For power supplies, printed-wiring boards, etc. see section "ACCESSORIES FOR CIRCUIT BLOCKS 100 kHz SERIES"

ADVANTAGES OF CIRCUIT BLOCKS

Some of the outstanding advantages of circuit blocks are:

- saving of time and effort in the development and manufacture of electronic equipment;
- saving of handling, mounting and testing costs in manufacture;
- high and constant quality level;
- simplification of stock-keeping and ordering;
- rationalisation through standardised units.

FIELDS OF APPLICATION

Circuit blocks can in general be used in all digital data-handling equipment, such as for:

- signalling;

- measuring and testing;

- computing;

- data handling;

- controlling;

- laboratory uses.

For detailed design and application information section "Some Practical Circuits", should be consulted.

CONSTRUCTION




Fig. 1 Dimensional drawing of the circuit block

The dimensions of all 100 kHz circuit blocks are approximately 54 mm x 24 mm x 11 mm (see fig.1). Out of one side of 54 mm x 11 mm emerge ten wire terminals of 0.7 mm diameter and 15 mm length. The distances between the wires are 5.08 mm (0.2 in) in accordance with the I.E.C. standard hole grid for printed-wiring boards.

The blocks are colour-coded, a different colour being used for each group of functions.




Fig. 2 Cut-away view of a circuit block

The construction of a $100\ \text{kHz}$ circuit block can easily be seen in the cut-away view of Fig.2.

The electronic components, of which the circuit is made up (transistors, diodes, resistors, capacitors) are mounted on a printed-wiring board. This board is provided with plated-through holes to ensure reliable joints due to the large contact area of soldered contacts. The connecting leads are also mounted on the printed-wiring board.

Protection against mechanical shock and vibration is provided by the resilient potting compound, whilst atmospheric influences are excluded by the sealing compound, by which the synthetic resin case is hermetically closed.

For the sake of reference the connecting leads are numbered 1 to 10.

DESIGN CONSIDERATIONS AND RELIABILITY

The main problem in the design of electronic equipment is to attain an optimum level of reliability. The effective functional reliability of an electronic apparatus is - once a given circuit has been determined - exclusively dependent on the stability of the characteristics of the circuit components during their lives.

Though the drift of the characteristics of the present-day components has already been brought down to a very low value, the circuit has to be designed so as to be capable of accepting the still remaining drift. This factor and the nominal spread in the component values determines the total spread to be reckoned with during life.

A very safe design can be achieved by adopting the so-called "worst-case design" principle, in which these total spreads in their most unfavourable combination are taken as a design basis. As far as systematic failures are concerned, these considerations lead to a very safe circuit.

Generally, the performance of a circuit, designed on this basis, is rather poor, however, because of the extreme tolerance combinations that have been taken into account. On the other side, the probability that these extreme combinations occur is practically nil, the probability of "survival" of the circuit element being completely dependent on sudden failures, which are mostly of a non-systematic and catastrophic nature.

The choice of the components in the circuit blocks, the provisions taken in the manufacture of these components, as well as the special protective measures lead to a strong reduction of such sudden failures. Furthermore, a very safe electronic design procedure is followed, applying all available knowledge on the specific statistic behaviour of the components. In this way units with a high standard of reliability, a long life and a high electronic performance are obtained.

It stands to reason that a good performance of the circuit blocks can only be guaranteed, if the user, in his turn, sticks to the operating conditions given by the manufacturer. These operating conditions and guarantee, which apply to all types of circuit block, are given below.

CHARACTERISTICS

Besides passive network elements (resistors, capacitors), only semiconductor devices are incorporated in the circuit blocks, viz. transistors, Ge-diodes and Si-diodes. As a result the inherent advantages of these semiconductors are reflected in the properties of the circuit blocks, such as low supply voltages and small power dissipation.

April 1968 A7

:

DESIGN CONSIDERATIONS AND RELIABILITY

The standard supply voltage of the circuit blocks is $+6\,V$ and/or $-6\,V$, so that no special measures with respect to insulation and protection need be taken.

The power dissipation of the blocks is so small (20 to 100 mW) that no special precautions are necessary with regard to cooling.

The 100 kHz circuit blocks are guaranteed to work properly at the maximum speed of operation under maximum load conditions as given in the Data sheets in the temperature range of -20 °C to +60 °C (-4 °F to +140 °F).

For storage the temperature limits of -25 °C and +75 °C must not be exceeded.

Though the circuit blocks function reliably at any combination of the margins given with respect to supply voltage and ambient temperature, the maximum operational safety margin and the maximum life can be expected by operating the units as closely as possible to the given nominal values of +6~V and -6~V for the supply voltages and 25 $^{\circ}$ C (77 $^{\circ}$ F) for the ambient temperature.

Apart from some output devices the circuit blocks are designed for an operational speed of $100~\rm kHz$. Because of the large safety margin that has already been taken into account, no further speed-derating is necessary.

TEST SPECIFICATIONS

Before and during manufacture samples of circuit blocks are regularly subjected to the following tests.

- (1) Shock test and vibration test according to method 202A and 201A of MIL-STD-202, terminals tested on strength, tests on mounting, soldering, lacquer and coding.
- (2) corrosion test (salt haze), according to method 101A of MIL-STD-202 (condition B, 48 hours).
- (3) temperature cycling test, according to method 102A of MIL-STD-202 (5 cycles from -25 $^{\rm o}$ C to +65 $^{\rm o}$ C).
- (4) dip test, according to method 104A of MIL-STD-202 (2 cycles 65 $^{\rm O}{\rm C}/20$ $^{\rm O}{\rm C}$, condition B, NaCl).
- (5) accelerated humidity test, according to method 106A of MIL-STD-202 (10 cycles 65 °C).
- (6) Long-term humidity test (units not operating), according to I.E.C.68, C IV (40 °C, relative humidity: 90% to 95%, duration longer than 2000 hours, functional marginal measurements after 250, 1000 etc. hours).
- (7) as item 6, but units operating under the most unfavourable electrical conditions.
- (8) long-term test at max. temperature (60 °C), units operating under the most unfavourable electrical conditions. Duration and measurements as item 6.

THE DESIGN OF A CIRCUIT WITH CIRCUIT BLOCKS

BLOCK DIAGRAM

The growing complexity of the electronic system of to-day calls for a simple logical unambiguous way of representation in the system circuit diagram. Effective use is made of a block diagram, in which each symbol represents a specific unit function, which may represent a system component of different complexity. Such a block in the diagram may denote, for instance, anything between a complete production plant and a small basic electronic function, such as a flip-flop, a gate circuit etc. The latter can be considered as basic subassemblies for electronic systems. The circuit blocks belong to this category, each type representing a single functional element or a combination of two of such elements.

BASIC LOGIC SYMBOLS

When a logic circuit is to be designed, whether it should be equipped with circuit blocks or any other elements, it may be useful to make up a block diagram without paying any attention to the technical set-up for the time being. In such a block diagram use can be made of symbols of purely functional elements, some of which are shown in Fig.3.




Fig.3. Symbols for logic circuits

- a. bi-stable multivibrator (flip-flop)
- b. mono-stable multivibrator (one-shot)
- c. a-stable multivibrator
- d. and-gate
- e. or-gate

- f. non-inverting amplifier (emitter-follower)
- h. inverter
- i. and-gate with emitter follower
- j. or-gate with inverter

THE DESIGN OF A CIRCUIT WITH CIRCUIT BLOCKS

From the symbols in Fig.3 only the and-gate, the or-gate and the inverter perform a purely logic function. According to the Boolean algebra the relations between the output signal and the input signal of these elements are as follows:

AND-gate: (Fig.3d): $P = A \cdot B \cdot C \cdot ... \cdot N$ OR-gate: (Fig.3e): $P = A + B + C + ... \cdot + N$ Inverter (Fig.3h): $P = \overline{A}$ ($\overline{A} = "NOT A"$)

A, B, C etc. can attain the values "0" (no signal) and "1" (signal). It should be remembered, that in terms of Boolean algebra 1+1=1, so that the value of Pin the OR-gate can never exceed 1. The action of the inverter is such, that an input signal "0" produces an output signal "1", or the reverse $(\overline{0}=1, \overline{1}=0)$.

VOLTAGE LEVELS AND SIGNAL VALUES

In a binary system two discrete states can be distinguished, to which the logical values "0" and "1" are assigned. In electronic circuits these values are commonly allocated to the output voltage(s) of a flip-flop, which, in the case of circuit blocks, are approximately 0 V and 0.7 V_N or more negative (V_N being the negative supply voltage).

Since it is immaterial, whether one of these voltage levels is indicated by "0" or "1", or vice versa, they are denoted by "negative low" (approx. 0 V) and "negative high" (0.7 V_N or more negative).

COMBINATION OF LOGIC SYMBOLS

When Boolean functions of a more complex character than those of the AND-gate, the OR-gate or the inverter are dealt with, combinations of these elements must be used. As an example the function $P = \overline{A \cdot (B+C)}$ will be considered. This function is performed by the following logic circuit (Fig. 4).




Fig. 4. Logic circuit for obtaining the function $P = \overline{A \cdot (B + C)}$.

In some cases, and specially when a particular arrangement cannot be used for technical reasons, another arrangement can be found by converting the function into an equivalent function, whereby the rules of Boolean algebra may come in useful. The function $P = \overline{A} \cdot (B + \overline{C})$ can be converted into the function $P = \overline{A} + \overline{B} \cdot \overline{C}$, which corresponds to the logic circuit of Fig.5. From the table below, in which all combinations of A, B and C are considered, it can easily be seen that the functions $P = \overline{A} \cdot (B + \overline{C})$ and $P = \overline{A} + \overline{B} \cdot \overline{C}$ are equivalent.




Fig.5. Logic circuit for obtaining the function $P = \overline{A} + \overline{B} \cdot \overline{C}$.

Table

A	В	С	Ā	B	C	B + C	\overline{B} . \overline{C}	A(B + C)	$\overline{A(B+C)}$	$\overline{A} + \overline{B} \cdot \overline{C}$
0	0	0	1	1	1	0	1	0	1	1
1	0	0	0	1	1	0	1	0	1	1
0	1	0	1	0	1	1	0	0	1	1
0	0	1	1	1	0	1	0	0	1	1
1	1	0	0	0	1	1	0	1	0	0
0	1	1	1	0	0	1	0	0	1	1
1	0	1	0	1	0	- 1	. 0	1	0	0
1	1	1	0	0	0	1	0	1	0	0

RULES OF BOOLEAN ALGEBRA

The equations given below can be used advantageously to simplify and convert logic functions. They can easily be verified by making up tables as shown above.

A + 0 = A		A = 0 = 0
A + 1 = 1		A . 1 = A
A + A = A		$A \cdot A = A$
$A + \overline{A} = 1$		$A \cdot \overline{A} = 0$
$A + A \cdot B = A$		$A \cdot (A + B) = A$
$A + \overline{A} \cdot B = A + B$		$A \cdot (\overline{A} + B) = A \cdot B$
$A \cdot (B + C) = A \cdot B + A \cdot C$		$(A + B) \cdot (A + C) = A + B \cdot C$
$(A + B) \cdot (C + D) = \overline{A \cdot \overline{B} + \overline{C}}$. <u>D</u>	$(A \cdot B) + (C \cdot D) = (\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})$
$A + B + C + \dots$	$+ N = \overline{\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \dots}$	
A . B . C	$N = \overline{\overline{A} + \overline{B} + \overline{C}}$	\overline{N}
$\overline{A} + \overline{B} + \overline{C} + \dots$	$+ \overline{N} = \overline{A \cdot B \cdot C \cdot \dots}$	N
$\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \dots$	$\overline{N} = \overline{A+B+C}$	+ N



SYMBOLS FOR CIRCUIT BLOCKS

After the block diagram with logic symbols has been made up, the logic symbols should be translated into circuit blocks. To this end a wiring diagram is made in which the logic symbols are replaced by symbols representing the corresponding circuit blocks. The latter symbols, recommended for this purpose, are given in the Data Sheets of the circuit blocks. Each of these symbols consists of a rectangle, in which the type of circuit block and the connections are indicated (Fig.6). Since also the reference numbers of the connecting leads are indicated in the symbol, the equipment can be constructed directly from the circuit block diagram.




Fig.6. Typical symbol of a circuit block (FF1).

In Fig.7 an example is given of how logic symbols can be combined so as to obtain an arrangement that can be built up from circuit blocks. In this figure the convention "negative low" = "0" and "negative high" = "1" has been adopted, which involves, that the AND-operation is performed by an N-gate and the OR-operation by a P-gate (see under "Gates" in section "Operational Notes").




Fig.7. Translation of logic functional symbols into circuit block symbols.

A15

THE DESIGN OF A CIRCUIT WITH CIRCUIT BLOCKS

THE LOADING TABLE

Since the loadability of circuit blocks is limited, they may not be arranged arbitrarily. A circuit block diagram, made up from a diagram with logic symbols, should be carefully checked on the basis of the Loading Table.

From this table the number of units that can be driven by any other unit can be taken. When a unit has output terminals with different loadability these data are given separately.

It may be noted that the Loading Table is made up for combinations of units under supply voltage tolerances of \pm 5%, whilst part of the earlier types of blocks (see data sheets) allow for a supply voltage tolerance of \pm 10%.

The gain in performance obtained at those reduced tolerances has been taken into account in the table. In those cases where a proper functioning is assured a pulse rise time of $0.7\,\mu s$ has also been calculated with, though $0.4\,\mu s$ has been prescribed earlier. The result is an overall improvement in loadability in the Loading Table compared with earlier publications.

In the case of amplifier units, the output data are dependent on the input driving signal; for these units the loadability is given for different preceding units or preceding chain of units.

The EF 2 is especially suited to drive a common-emitter stage; for this combination the loadability is also given.

The number of negative gates (N 1) which can be driven by any other unit at a "negative low" output level, depends, due to diode leakage current, on the number of other gate inputs which are at a "negative high" level. In this Loading Table the assumption is made that three other inputs of each driven gate are at a "negative high" level.

If not indicated separately in the Loading Table all N and P terminals of each unit are connected to $V_{\rm N}$ respectively Vp.

The general set-up of the Loading Table is elucidated in the diagram given below.




Fig.8. Diagram to explain the Loading Table.

100 kHz Series

THE DESIGN OF A CIRCUIT WITH CIRCUIT BLOCKS

GENERAL

If a specific combination of circuit blocks appears to be inadmissible, it should be rearranged into a permissible combination. Boolean algebra can be used for this purpose.

In some cases a loading, differing slightly from that given in the Loading Table, may be possible.

In this case it must be carefully checked, whether the input signal requirements of the driven units do not exceed the given corresponding output data of the driving unit. It also should be considered that the limiting values of the input signals of the driven unit are never exceeded.

This concerns the values of voltage levels, currents and switching times, which can be derived from the data sheets.



SOME PRACTICAL CIRCUITS

In this section some practical examples are given for the application of $100~\rm kHz$ circuit blocks. Since most circuit blocks comprise twin units or two separate functional units in certain cases only half the symbol is given.

For the sake of simplicity the supply lines are not drawn in many of the figures given below. Normally the N terminals are connected to the -6 V supply, the P terminals to the +6 V supply and the E terminals to earth (common to both supply voltages). If a supply terminal should not be connected to the corresponding supply line this is indicated by "n.c." (not connected).

In the applications given the following convention is adopted:

```
"negative low" = binary "0"
"negative high" = binary "1".
```

According to this convention a Negative gate (2.3N1 or 2.2N1) is employed to perform the logical AND operation and a Positive gate (2.3P1 or 2.2P1) to perform the logical OR operation (see Operational Notes).




Fig. 9. Scaler of 16 (Binary counter with 4 flip-flops)

Below some scalers are given in which pulse feed-back is applied to obtain a dividend that is not a power of 2.




Fig.10. Scaler of 3




Fig.11. Scaler of 5




Fig.12. Scaler of 6




Fig.14. Scaler of 12



Apart from the above mentioned pulse feedback principle also an intermediate gate can be used to skip a number of positions in order to attain scalers of dividends that are no powers of 2. The advantages of this type of circuit is that spurious pulses, as occurring at the output of the scaler with pulse feedback, are avoided. An example of a decimal counter designed on this principle is given below.




Fig.15. Decimal counter, maximum speed 60 kHz

For a speed of 100 kHz the resistor in the 2Nl block must be shunted externally by a $12~\rm k\Omega \pm 5\%$ resistor or the 2Nl must be replaced by a circuit block 2.IAl, connected to perform the same gate function.




Fig.16. Decimal counter, maximum speed 100 kHz




Fig.17. Time code frequency divider



MULTIPLE INPUT GATES




Fig.18. 6-input N-gate composed of one 2.3N1




Fig.19. 5-input N-gate composed of one 2.3Nl




Fig.20. 10-input N-gate composed of one 2.3N1 and one 2.2N1




Fig.21. 11-input N-gate composed of two 2.3N1's




Fig.22. 8-input N-gate composed of one 2.3N1 and half a 2.2N1.

A20




Fig.23. A count of n in the decimal counter produces a "1" signal at the output n at the right. All N, E and P terminals of the flip-flops should be connected to the corresponding supply lines.



PRESET COUNTERS




Fig.24. General purpose circuit. An output voltage is produced when the decimal counter stores the number chosen by means of the 10-position 4-wafer switch. The circuit may also be used for the determination of a time interval by counting cycles of an alternating voltage, e.g. the mains.




Fig.25. Simplified circuit for special applications. An output signal is produced when the decimal counter has reached the number chosen by means of the 10-position 3-wafer switch. When this number is exceeded the output signal may stay or recur. This phenomenon makes the circuit only useful for those applications in which these spurious signals do not interfere.

A22 April 1968




Fig.26. When the counter consists of several decades, it may be preselected by as many 10-position switches. The gates are combined to one gate. The circuit may also be of the 3-wafer switch type, as shown in Fig.19.




Fig.27. Preset counter with multiple programmes. More than one set of switches and gates may be connected to the same counter. Every output gives a signal when the counter has reached the number set by its associated switches. The switches may be of the 3 or 4-wafer type.



SHIFT REGISTERS




Fig.28. Shift register

Binary information, applied to the input terminals in complementary form, is shifted bit after bit into the register by means of the shift pulse. Set or Reset signals can be applied in parallel to the corresponding W terminals in the usual way (see Set and Reset circuits).

The outputs of the last FF2 can be connected crosswise to the gate inputs of the first (Q_1 to G_2 and Q_2 to G_1). A given information stored in the register will now circulate through it by means of the clock pulse.

By connecting the outputs of the last FF2 directly to the gate inputs of the first $(Q_1 \text{ to } G_1 \text{ and } Q_2 \text{ to } G_2)$ scalers can be made which can very easily be decoded and preset; with 5 FF2's, e.g. a decimal counter can be made.




Fig.29. Bi-directional shift register

The circuit of Fig.28 can easily be converted into a bi-directional shift register by adding additional input pulse gates as incorporated in the unit 2.PL1. The information in the register can be shifted in both directions dependent on the input to which the shift pulse is applied. In the same way bi-directional decimal counters can be made according to the principle as indicated above.



The diodes, incorporated in the 2.PL1 (inputs V_1 and $\text{V}_2\text{)}$ can be used for negative Set or Reset signals.

DRIVE CIRCUITS FOR SHIFT REGISTERS




Fig.30




Fig.31




Fig.32



SET AND RESET CIRCUITS

A system in which flip-flops are used, often requires a means for setting or resetting. This can be realised as indicated in the figures below.




Fig.33

Input signal for resetting:

"0" (negative low)

Driving unit:

FF1, FF2, IA1, IA2, PS1 or OS1

Maximum number of flip-flops: 1




Fig.34

Input signal for resetting:

"1" (negative high)

Driving unit:

N-gate or N-P gate sequence

Maximum number of flip-flops: 1

A simple circuit for resetting flip-flops by a flip-flop FF1 is given in the figure below.




Fig.35

Resetting takes place on a positive voltage step at the Q terminal of the drving flip-flop.



When a large number of flip-flops has to be controlled, the following arrangement can be used.




Fig.36

The circuit of Fig. 36 can be driven by one of the circuits given below.




Fig.37

Input signal for resetting:	"0" (negative low)				
Driving unit	FF1, FF2, IA1, IA2, PS1 or OS1	N1	N1 -P1		
Value of resistor R_1 in Ω +5 % 1)	82	150/82)	330 (200)		
$\pm 3 \%$ 1) Max. number of flip-flops 1)	32	15 (32)	330 (200) 5 (10)		

¹⁾ The values between brackets apply to the circuit without the anti-bottoming connection (EF2-M terminal to collector ASY27). Consequently this circuit is for low speed operation only.

^{**)} See Fig.45.




Fig.38. (Low speed operation only)

Input signal for resetting:

"0" (negative low)

Driving unit:

FF1, FF2, IA1, IA2, OS1 or PS1

Maximum number of flip-flops: 32




Fig.39

Input signal for resetting:

"1" (negative high)

Driving unit: FF1, FF2, IA1, IA2, OS1 or PS1 Maximum number of flip-flops: 32




Fig.40

Input signal for resetting:

"1" (negative high)

Driving unit:

N1, N1-P1, IA1, IA2 or PS1

Maximum number of flip-flops: 3

**) See Fig. 45

AMPLIFIER CIRCUITS FOR GATE SIGNALS




Fig.41. Iload = max. 5.5 mA




Fig. 42. $I_{load} = max. 5.5 mA$




Fig. 43. Iload = max. 13 (29) mA 1)




Fig. 44. Iload = max. 35 (50) mA 1)




Fig.45. In the circuits given the transistor ASY27 can be replaced by the EF1 circuit.

¹⁾ The values between brackets apply to the circuit without the anti-bottoming connection (EF2-M terminal to collector ASY27). Consequently this circuit is for low speed operation only.

^{*)} In case of inductive load.

^{**)} See Fig.45.

AMPLIFIER CIRCUITS




Fig.46

Driving circuit: FF1, FF2, IA1, IA2, OS1 or PS1 max. 70 (85) mA 1)

I_{load}:

Fig.47

Driving circuit: FF1, FF2, IA1, IA2, OS1 or PS1

Iload:

max. 85 mA




Fig.48

Driving circuit: FF1, FF2, IA1, IA2, OS1 or PS1

Iload:

max. 85 mA

¹⁾ The values between brackets apply to the circuit without the anti-bottoming connection (EF2-M terminal to collector ASY27). Consequently this circuit is for low speed operation only).

^{*)} In case of inductive load.

^{**)} See Fig.45.




Fig.49

Driving circuit: N1, N1-P1, IA1, IA2, PS1

Iload: max. 70 mA

POWER AMPLIFIER CIRCUITS




Fig.50. Iload = max. 250 mA




Fig.51. $I_{load} = max. 300 \text{ mA}$

^{*)} In case of inductive load

^{**)} The transistors have to be mounted on a heatsink (see relevant transistor data).




Fig.52. $I_{load} = max. 300 \text{ mA}$




Fig.53

Voltage	-V _m	$12 \text{ V} \pm 15 \%$	1 24 V ±15 %
Resistors	R ₁	$470 \Omega \pm 5\%$, 1 W	$2.4 \text{ k}\Omega \pm 5\%, 0.5 \text{ W}$
	R ₂	$68 \Omega \pm 5 \%$, $5 W$	$150 \Omega \pm 5 \%$, 10 W
Input current	-I _{in}	min. 35 mA	min. 13.5 mA
Load current	I _{load}	max. 2.6 A	max. 2.6 A
Driving circuit	s	Fig.44 to 49	Fig.43 to 49

If there is a preference to use an output transistor ASZ17 or ASZ18 instead of the ASZ16, the stated maximum load current $\rm I_{1oad}$ has to be multiplied by 0.6.

^{*)} To be used in case of inductive load.

^{**)} The transistors have to be mounted on a heatsink (see relevant transistor data).

SOME PRACTICAL CIRCUITS

PHOTO-ELECTRIC PICK-UPS

With a circuit block PS1 very simple photo-electric pick-ups can be made. For the output data of the circuits given below see the PS1 data sheet.




Fig.54

Switching level:

min. 13000 Lux (this lighting level can be achieved with a lens-end incandescent lamp of 2.2 V; 0.25 A)

Max. ambient temperature:




Fig.55

Switching level:

min. 3000 Lux (this lighting level can be achieved with a lens-end incandescent lamp of 2.2 V; 0.25 A)

Max. ambient temperature:

60 °C (only if the OAP12 and OC71 have been matched for proper leakage current compensation).

April 1968 A33

OSCILLATOR CIRCUITS

With a circuit block PS1 it is possible to make square wave oscillator circuits as given in the figures below.




Fig.56. Crystal controlled oscillator circuit. For the output data of this circuit see the PS1 data sheet.




Fig.57. Relaxation oscillator circuit. The oscillator may be controlled by more control signals as indicated in the figure. A "0" (negative low) level on one of these inputs stops the oscillator.

For a capacitor value C = 2500 pF f = approx. 100 kHz $C = 250 \mu\text{F}$ f = approx. 1 Hz

Output data:

Voltage $-v_{O}$ 0.2 max. Output level "negative low" $-I_Q$ 1.2 Load current max. mA $-v_{O}$ Voltage max. -0.7 V_N Output level "negative high" Load current I_{O} 0.3 max. mA

For further data see PS1 data sheet.

April 1968

OPERATIONAL NOTES

This chapter contains some general and specific remarks on the application of circuit blocks.

FLIP-FLOP

D.C. input signal

The flip-flops FF1, FF2, FF3 and FF4 can be set or reset on the W terminals by a negative or positive d.c. level. Attention should be paid to the W inputs being directly connected to the transistor base. When driven by a low-impedance source (e.g. the direct output of an emitter-follower or the negative power supply line) the transistor may be seriously overdriven and hence destroyed. The maximum permissible input current should therefore never be exceeded.

If the memory property of the flip-flop has to be maintained, the driving source should have a one-way action on the flip-flop; the source should therefore be connected to the W terminal by means of a series diode (see p. A26: SET AND RESET CIRCUITS). In order to attain a correct cut-off voltage level for this diode, the emitter-follower units EF1 and EF2, which can be used as driving sources for the flip-flop, are provided with a tapped output. The voltage level on the tap has the required value if the emitter-follower is driven by a "0" (negative low) signal.

The EF2 circuit block comprises the series diode (M₁ and M₂ output terminals).

Cascading of flip-flops

With n cascaded flip-flops FF1 or FF3 it is possible to construct frequency dividers with a dividend of 2^n . When such a chain of flip-flops is used for counting, the total counting capacity amounts to 2^n as well.

By using a pulse feedback or gating principle it is possible to skip a given number of counts, so that with n flip-flops any dividend up to 2^n can be obtained. When a dividend of N is required, the minimum number of flip-flops (n) can be derived from: $2^{n-1} < N < 2^n$.

Pulse feedback is required when $N \neq 2^n$, so that 2^n N positions are skipped. The value of 2^n - N gives the indication to which flip-flop in the series the feedback should be applied. In Figs.11 to 15 a few examples of FF1 counters are given. The feedback pulse is supplied to the preceding flip-flops via a pulse gate circuit.

The value of the capacitor in this circuit is determined by the number of flip-flops to which the feedback pulse has to be supplied, viz. approximately 500 pF per flip-flop.

Care should be taken, that the maximum permissible capacitive load of the flip-flop that supplies the feedback pulse is not exceeded. The maximum capacitive loading of the FF1 is 2000 pF. For both Q terminals together when the FF1 is loaded during the negative as well as the positive transient of the pulse. If a 1500 pF series capacitor is used in the feedback path, 500 pF is left for external loading on that terminal (equivalent to another flip-flop). If more than four feedback paths are required, the signal may also be taken from one of the preceding flip-flops.

A disadvantage of this type of counter is that a spurious pulse occurs at the outputs of the flip-flops to which the feedback pulse is applied (see e.g. the output levels of the DC1 as given in the corresponding Data Sheet). If the occurrence of this pulse is not wanted an intermediate gate can be used as indicated in Fig.15.

In Fig. 16b a similar type of decade counter is given, but now equipped with flip-flop FF3. With this FF3 however the intermediate gate has been built in the unit itself. The gate condition derived from the $4^{\rm th}$ flip-flop is connected to the extended gate terminal of the $2^{\rm nd}$ FF3 via a diode.

Shift registers

The flip-flops FF2 and FF4 are in principle equivalent to the FF1 and FF3 circuits respectively, with the exception that the built-in input pulse gates can be controlled externally. In this way the switching of the unit, upon reception of a positive going voltage step on its A input is determined by the d.c. levels applied to its G inputs. Thus the binary information presented to the G inputs can be shifted into the flip-flops by the voltage step on A.

The pulse gates are opened by a "negative low" level and closed by a "negative high" level on the corresponding G input.

It is to be noted that for proper working the G_1 and G_2 terminals may not be at a "negative low" level simultaneously.

The units 2.PLl and 2.PL2 (Dual Pulse Logic) contain the input gate circuitry of the normal flip-flop FF1 and FF2, and FF3 and FF4 respectively. In this way it is possible by connecting these units to an FF1 and FF3 respectively to obtain a second A input on this unit. In combination with FF2's and FF4's respectively bi-directional shift registers can be made.

In the figures 28 and 29 examples are given of a uni- and a bi-directional shift register.

GATES

General

As mentioned before, it is immaterial which binary level is denoted by the logic value "0" or by "1", since it has no influence whatsoever on the logic design of a circuit. However, confusion may arise when gate circuits are discussed. Many designers use the words AND and OR for the basic logic functions as well as for the electronic circuits that perform these specific logic operations. The notations AND and OR should, however, be restricted to logic operations, since one gate circuit can perform both the AND and OR operation, dependent on the designation of "0" and "1" to the voltage levels used.

For the above reasons the circuit blocks comprising gate circuits are denoted by "NEGATIVE GATE" and "POSITIVE GATE". The negative gate performs the AND operation on "negative high" signals and the OR operation on "negative low" signals, whilst the positive gate performs the OR operation on a "negative high" signal and the AND operation on a "negative low" signal (see Table below).

	Logic operation performed by						
Signal value "1" assigned to:	Positive gate	Negative gate					
"Negative high" level	OR	AND					
"Negative low" level	AND	OR					

Gate Sequence: Always negative gate - positive gate

Technically it is only possible to drive a positive (P) gate by a negative (N) gate. In the system where the "negative high" signal corresponds to binary "1", the AND-OR sequence is therefore allowed only. This means that every OR-AND combination in the logic diagram should be converted into an AND-OR combination. An example of such a conversion was already given on page A12. It may be convenient to remember that an AND-gate is an OR-gate for the signal of opposite polarity and vice versa. At the outputs of a flip-flopa signal and its complement are simultaneously present, so that no inverter need be used when the signal is taken from a flip-flop.

Cascading of gates: no more than two

Cascading of more than two gates must generally be avoided. This is due to a large increase of the load on the driving unit when gates are connected in cascade, so that the signal level shift (signal loss) may amount to impracticable values.

An N-N or P-P gate sequence is generally not allowed; such a sequence can, however, always be replaced by one multiple N or P gate respectively.

April 1968 A37

After a signal has passed an N-gate or an N-P gate sequence, it must be restored by an inverter amplifier IA2, an emitter-follower EF2 or a pulse shaper PS1.

Gates with multiple inputs

In many cases gates with more than three inputs may be required. Such a gate may be composed of any number of 2- or 3-input gates. The following rules should then be observed:

- 1. Interconnect the Q-outputs.
- 2. Connect the negative supply N only once for the whole gate, leaving the other terminals $\rm N_1$ or $\rm N_2$ floating.
- 3. If the newly composed gate would have more inputs than actually necessary leave the unused inputs floating.
- 4. A P-gate driven by an N-gate may have 25 inputs at maximum.
- 5. When part of the number of inputs of an N-gate are at "0" level and the other inputs at "1" level, the supply of the leakage currents of the diodes that are cut-off is distributed over the inputs at zero level. (The maximum of this leakage current is $40~\mu\rm A$ for every input in the "1" position.) This may give rise to a considerable increase of the load at these inputs. (See also the corresponding Data Sheets.)

Examples of multiple-input gates are given in Figs. 18 to 22.

Positive gates

The rules given above under 1, 2 and 3 for N-gates also apply to P-gates. It must be noted, however, that, unlike the N-gate, the P-gate may load the driving stage at both binary levels.

The terminals P_1 or P_2 of the P-gate may be leftfloating when the following stage is already equipped with a resistor from the input to the positive supply voltage. This is the case with the inverter-amplifiers IA1 and IA2.

When a P-gate is driven by an N-gate, the number of P-gate inputs may not exceed 25. On the other hand, an N-gate may be loaded by only one P-gate.

More than one gate driven by more than one flip-flop

The Loading Table indicates the number of gates with which the other circuit blocks may be loaded. It should be remembered, however, that an N-gate only presents a "load" if it produces a "negative low" signal at its output. When several gate inputs carry a "negative low" signal simultaneously, the load is divided among the driving sources. When a number of gates is driven by a number of flip-flops, it may therefore be allowed to connect each flip-flop to a number of gates greatly exceeding that given in the Loading Table. That is because the

effective loading may be far less than the actual number of gates. This must be checked carefully for every possible state of the circuit.

The same applies, as a matter of course, for other driving sources.

Voltage levels in gate circuits

Due to the voltage drop across the diodes of the gates, a voltage level shift will occur in every gate, so that the signal, after having passed one or more gates, is no longer in agreement with the level standards of the input signals. In the Loading Table this effect has already been taken into account. When a combination of gates that is not covered by the Loading Table must be used, the following information should be borne in mind:

- 1. A germanium diode in an N-gate causes a level shift of -0.1 V to -0.5 V 1).
- 2. A silicon diode in a P-gate causes a level shift of ± 0.4 V to ± 1.0 V 1).
- 3. A common emitter stage needs -0.2~V to -0.4~V on its base for the conducting state and approximately +0.2~V for its cut-off state 1).
- 4. The collector-voltage level of a conducting common emitter stage ("0" output) has to be taken as -0.05 V to -0.2 V 1).

Current in gate circuits

Since the forward resistance of a conducting diode and the input impedance of a common emitter transistor, when driven into the conducting state, is very low, a strong gate current may occur, which may overload or damage the circuit elements.

On the other hand, the generator impedance of an "open" gate is high, resulting sometimes in too low an available driving current for a given stage. When applying other combinations, such as given in the examples below or in the Loading Table, these points have therefore to be investigated.

ONE-SHOT MULTIVIBRATORS OS1 AND OS2

The one-shot multivibrator OS1 is intended to produce a pulse of definite length for providing a time delay. Both a positive- and a negative-going pulse are available at the outputs. It should be noted that at the Q_2 terminal the maximum permissible load current is appreciably lower than that at the Q_1 terminal, whilst the rise time of the pulse at the Q_2 terminal is higher than that at the Q_1 terminal.

¹⁾ Related to the type of semiconductor as used in the circuit blocks and dependent on the current flowing through the diodes. In calculations on the levels the most unfavourable limit of the values given has to be applied.

It is not recommended to use the OS1 for delays that exceed the values given in the graph (see Data Sheets), i.e. longer than 1 ms, since in this case the OS1 is more sensitive to spurious signals induced on the supply line. Moreover, the use of electrolytic capacitors would be required, which are less stable during life and may show a considerable leakage current. For long delays it is therefore recommended to use a frequency divider fed from a fixed frequency, such as the a.c. mains.

When the OS1 is used for long delays the negative supply line should be bypassed close to the unit by a large capacitor.

The one-shot multivibrator OS2 has considerable advantages above the OS1 in particular with respect to the maximum permissible load current on both Q-terminals whilst the rise time of the pulses derived from $\rm Q_1$ - and $\rm Q_2$ -terminal are equal (see Data Sheets).

TRANSIENTS AND DELAY TIMES

Although all circuit blocks function properly in any permitted sequence at frequencies up to 100 kHz, practical considerations may cause a reduction of this speed. This may happen when the total delay in a chain of cascaded circuits is too long for the specific application. It must be examined on the basis of the switching times and delay times as given in the Data Sheets.

As a typical example an 8-stage binary counter with flip-flops FF1 will be considered. From the Data Sheet it follows, that in this counter a total dolay of 8. ($t_{\rm rd}+t_{\rm r}$) = 8.8 μ s occurs. If the output signal of the 8th flip-flop should coincide with the input pulse of the counter for at least 2 μ s, it is required for this input pulse to have a duration of minimum 8.8 μ s + 2 μ s = 10.8 μ s. This requirement reduces the maximum operational frequency in the application at issue to approximately 46 kHz.

The transients in a loaded switching circuit can be calculated from the output data given in the Data Sheets.

The intrinsic switching times given in these data always apply to the unloaded condition. Generally they remain unaffected under conditions of resistive loading, whereas a capacitive load increases the switching times.




Fig. 58 Equivalent diagrams of active circuit blocks

A40

The actual switching time of a loaded circuit can easily be calculated from the equivalent diagrams shown in Fig. 58. The unit can be represented by a step voltage or current source in combination with the internal (output) impedance of the unit. The value of this output impedance is given in the Data Sheet of the unit under consideration. The total rise time and fall time of the output voltage are approximately equal to:

$$t_{\rm r}$$
 tot = $\sqrt{t_{\rm r}^2 + (2.2 \ \tau)^2}$ and $t_{\rm f}$ tot = $\sqrt{t_{\rm f}^2 + (2.2 \ \tau)^2}$

in which:

 t_r = the intrinsic rise time of the unit,

 t_f = the intrinsic fall time of the unit,

 τ = the time constant of the load and internal resistance of the unit.

When the load consists of the parallel circuit of a resistive part R_1 and a capacitive part C_1 (which will mostly be the case):

$$\tau_1 = \frac{R_1 \cdot R_i}{R_1 + R_i} \cdot C_1,$$

in which R_i is the internal resistance of the unit.

=

ELECTRICAL INTERFERENCE AND APPROPRIATE COUNTER-MEASURES

Introduction

In industrial applications of transistorized electronic equipment sometimes troubles are encountered caused by interfering signals.

In designing equipment in which circuit blocks containing transistorized circuits are applied it is very important to pay due attention to the various possible sources of interference.

Interfering signals, mostly present during a short interval, can temporarily disturb the regular signals. In sequential circuits e.g. a one-shot multivibrator or flip-flop circuit (with a memory function), the interfering signal may be stored as a piece of information. In industrial equipment with transistor circuits interference is often produced by the switching of electro-magnetic loads, such as: relays, clutches, electro-magnetic valves, motors, transformers, welding apparatus, etc..

In almost all cases, however, these interference problems can be fully overcome by observing a number of simple design rules.

Most of these rules refer to the circuit lay-out, the wiring etc., so that they can only be applied efficiently and in the most effective way, when they have been duly accounted for at the outset of the development. Any correction afterwards is costly, time consuming and often even impossible.

${\bf Transistors\ versus\ Tubes\ and\ Relays\ in\ Control\ Equipment\ with\ respect\ to\ Interference}$

Relay systems which operate at a very high power level are by nature very insensitive to interference.

In electronic control circuits a much lower signal power level is applied which consequently can be easily upset by interfering signals that are caused by external stray fields. In such cases special precautions are required.

It is not generally recognised that thermionic tube and transistor equipment behave quite differently in this respect.

In tube circuitry with higher voltage levels mostly higher interference levels are allowed. Because of the rather high impedance of the signal lines most interference is of capacitive nature, a capacitive screening of the signal lines is in many cases sufficient.

Transistor circuitry mostly operates at a much lower voltage level and has a lower impedance. Here a relatively higher sensitivity to magnetic stray interferences can be found. In these circuits a simple capacitive screening only solves a small part of the problems.

April 1968 | A43

The sections below contain a survey of various kinds of interference and indications as to their elimination or reduction.

Essentially there are two principal rules to be borne in mind:


- A. eliminate the sources of interference or reduce their effect
- B. make the circuit itself insensitive to the remaining interference signals to the highest possible degree.

The latter rule is most important because:

- during design and development the future working circumstances are often not known,
- a complete suppression of interference is mostly not possible.


A. SUMMARY OF POSSIBLE INTERFERENCE SOURCES AND COUNTER-MEASURES

- Spark extinction at switch contacts of motors and peak voltage suppression at inductive loads.
- 1.1 Bridging the contacts by means of a voltage-dependent resistor (VDR).



The peak voltage and the resulting arcing between the contacts will be reduced.


1.2 Bridging the contacts by means of a capacitor/resistor combination.



The capacitor reduces the voltage when the contact is opened. The resistor reduces the discharge current of the capacitor, when the contact is closed.

ELECTRICAL INTERFERENCE AND APPROPRIATE COUNTER-MEASURES

1.3 Bridging the load itself by a voltage dependent resistor or diode-resistor combination.



2. $\underline{\text{Dust}}$ on (or contamination of) the electro-magnetic power contacts.


A proper dust sealing solves this problem.

3. Incorrect positioning of possible interference sources.

Keep components and/or units which can act as interference sources, separated from the circuits that are sensitive to interference. Further improvements can be obtained by placing a metal shielding between these parts of the equipment.

- 4. Interference caused by improper wiring.
- 4.1 Wiring of earth lines

The principle is that the earth lines of the two supplies should be kept as far apart as possible. This holds in particular for the earth line of power transistors. The drive currents of these transistors, which are also sent through the earth lines, are rather high and can cause voltage differences.



To reduce the chance of interference it is preferable to keep the length of earth lines as short as possible and to use wire of adequate diameter. All earth lines must be connected separately to one common earth point on which also the chassis and other screenings are earthed.



- 4.2 Wiring that forms the connection to electro-magnetic loads, and leads that carry large currents, must be kept separated from the signal leads, which may transfer the interfering signals to the circuits that are sensitive to interference.
- 4.3 Signal carrying lines should be kept as short as possible and loops avoided. As screening material of these lines iron or steel must be used, a steel-armoured cable is very suitable for this purpose.


Furthermore it is preferable to screen signal lines, which are connected to triggered circuits, from other lines in this cable.



The earthing of the steel sheath as well as that of the separate line screening must be done at the common earth point of the chassis.

4.4 Decrease the wiring area


Example: wiring of a bank of printed-wiring connectors.



However, the wiring connected to inductive loads (drive lines for relays etc. or generally high pulse current lines) must be kept apart, with their own earth return.

5. Common impedance of two or more parts of an equipment.


If, for instance, two parts of an equipment are connected to the same power supply, a reduction of the common impedance can be obtained by using separate supply lines.



Further reduction can be achieved by using:

- a stabilised power supply (low internal impedance)
- separate power supplies for each part of the equipment.


6. Electro-magnetic coupling between signal and/or supply lines.



This coupling can be reduced by the following measures:

- reduce the magnetic field by twisting the interference source lines;
- cancel the induced voltage by twisting the signal lines;
- reduce the coupling magnetic field by increasing the distance between interference source lines A-B and signal C-D;
- reduce the coupled magnetic field by a shield of a ferromagnetic material;
- reduce the coupled magnetic field by decreasing the length of the interfering lines;
- choose circuit parameters in order to: decrease signal load impedance decrease magnitude and frequency of interfering currents;
- cancel the induced voltage by crossing the wires at right angles.

7. Electro-static coupling



This coupling can be reduced by the following measures:

- use an electrically conductive shield as shown in the figure. The capacitance C short-circuits the leakage current to earth, by-passing lead CD;
- increase the distance between the wires;
- decrease the dielectric constant of medium between wires;
- decrease the diameter of the conductors;
- decrease the length of the wires.



B. MEASURES TO REDUCE OR ELIMINATE INDUCED INTERFERENCES


It should be noticed that induced interfering pulses may upset the functioning of systems by entering the logic circuits via:

- 1 the mains supply
- 2 induction on the low-voltage supply lines to the circuitry (included earth lines)
- 3 induction on lines which transmit the driving signals.

Generally, it is of great importance to place the transistor circuitry in a well-earthed metal case or frame. Metal sheet with a thickness of 1 mm will serve the purpose. The material must have a proper permeability to ensure sufficient magnetic screening, e.g. iron or steel (not aluminium).


Interference, which is introduced via the ways 1, 2 or 3 can be suppressed by:

1.1 A filter in the primary of the mains transformer.



When this is still inconclusive, a third capacitor can be connected in parallel with the primary of the transformer.

1.2 An electrostatic shield between primary and secondary of the mains transformer. This shield consists of a layer of copper foil which is connected to earth.




2.1 A filter in the low voltage supply lines of the logical circuitry.



Care should be taken that only the low-level logical circuits are supplied via this filter, as otherwise the current variations will become excessive.

ELECTRICAL INTERFERENCE AND APPROPRIATE COUNTER-MEASURES


2.2 It is sometimes necessary to use an extra filter in the $-6\,V$ supply line close to the circuits, that are sensitive to interference, e.g. the one-shot multivibrator OS.




- 3. If signals are to be transmitted from one part of the equipment to another the following rules must be observed:
 - improve the signal-to-noise (interference) level on the line by raising the voltage level of the signal;
 - apply low-pass filters at all equipment inputs, cutting off signals of a frequency higher than the maximum signal frequency;
 - prefer "level" (d.c.) signal transmission to pulse transmission (interference is often intermittent and of short duration).

A few circuits are given below:

3.1 Electro-mechanical contact, external supply:




3.2 External contact, supply from the equipment:



Note: apply this filtering particularly when the supply, common to the transistor circuits, is used for the line as well. Choose the resistors such that overloading the power supply or transistorized circuitry at short-circuit conditions of the line is avoided.



3.3 Transmission of lower-speed timing signals between equipment parts:




After the RC-network has been passed, the signal form is restored by a pulse shaper.

Note the delay in pulse transmission caused by the RC-network.


3.4 Remote setting of a flip-flop from a negative voltage source.

When the switch is open, the diode is non-conducting, because of the $+6~\mathrm{V}$ threshold voltage.

The diode remains blocked for positive interference pulses, whereas for negative pulses to become effective the amplitude must be at least comparable with the threshold voltage.



3.5 An almost similar effect can be obtained with the following circuit, intended for driving pulse shapers or inverters.




The voltage at point A will be -6 V when the switch is open. Negative interference pulses will not influence the state of the pulse shaper; positive pulses are short-circuited by the conducting Zener diode. When the switch is closed, point A will become 0 V, so that the pulse shaper is caused to change its state.

A50 April 1968



ELECTRICAL INTERFERENCE AND APPROPRIATE COUNTER-MEASURES

3.6 Remote setting of a flip-flop from a voltage of 0 V.




By closing the switch, the flip-flop is forced to change its state. This method has the advantage, that switch and line are not connected to the sensitive, high-impedance base input.

3.7 Avoidance of contact bouncing

When a shift register or counter must be operated by an electro-mechanical contact, it is essential that the contact bouncing should be avoided. This can be done by means of a one-shot multivibrator of which the pulse has the required characteristics.

To reduce the time in which interference can be induced (switch open) a break contact is used. The one-shot multivibrator operates every time the switch is opened.





,					

LOADING TABLE

If not indicated separately the N and P terminal(s) of each unit are connected to v_N respectively v_P . (v_N = -6 V ± 5 %, v_P = +6 V ± 5 %.)



		·			r											
preceding unit or		driving unit			maximum number of driven units											
	preceding		11	via	FF1			FF2	т	FF3		т——				
chain of units		type	out-	Via	w	A	w	A	G	w	Al or	A1 +				
u	units		put				L.				A2	A2				
		FFI	Q		11)	49)	1 ¹)	49)	2 ¹⁰)	1 ¹)	2 ¹⁰)	2 ¹⁰)				
		FF2	Q		~11)	110)	1 ¹)	110)	2 ¹⁰)	1 ¹)	110)	1 ¹⁰)				
		FF3	Q		11)	5 ⁹)	1 ¹)	5 ⁹)	210)	11)	310)	3 ¹⁰)				
		FF4	Q		11)	5 ⁹)	11)	5 ⁹)	2 ¹⁰)	11)	310)	310)				
<u> </u>	IAI				0	44)3)	0	44)3)	0	0	23)	13)				
PSI	FFi ¹⁰) OS1 ^b)				0	4 ⁴)	0	4 ⁴)	0	0	2	1				
	FF2 ¹⁰)				0	14)	0	14)	0	0	1	1				
	PS1	NI	Q		0	24)	0	24)	0	0	1	0				
	FF3 ¹⁰)					<u> </u>		 	 	-						
	FF4 ¹⁰)				0	5 ⁴)	0	5 ⁴)	0	0	3	2				
	OS2 ^d)				0	6	0	6	0	0	6	5				
	OS2 ^e)				0	5	0	5	0	0	5	3				
	NI	Pl	Q		0	0	0	0	0	0	0	0				
		EF1	Q		4 ¹)		4 ¹)		0	3 ¹)	0	0				
		BIT	Т		16)		16)		0	16)	0	0				
		IAl	Q		2 ¹)	4 ³)	2 ¹)	4 ³)	3	2 ¹)	2 ³) 3 ³) ⁷)	2 ³) 3 ³) ⁷)				
L	NI		_	ASY27 ^C)	2 ¹)	4	2 ¹)	4	3	11)	2	2				
NI	PI	EF2	Q	ASY27 ^c)	21)	4	21)	4	3	11)	2	2				
NI	NI PI	EF2	R		1	0	1	0	0	1	0	0				
	N1 ⁵)															
NI	PI8)	IA2			21)	0	2 ¹)	0	0	2 ¹)	0	0				
	IAI IA2		IA2	IA2	IA2	IA2	IA2	Q		21)	4	2 ¹)	4	3	2 ¹)	4 5 ⁷)
	PS1				2 ¹)	4	2 ¹)	4	3	21)	2	2				
	OS2d)										37)	3 ⁷)				
	N1 ⁵)															
NI	P1 ⁸)	IA2a)	Q		0	0	0	0	1	0	0	0				
		PS1	Q		0	2	0	2	2	0	1	1				
		OSI	Q1		2 ¹)	4	2 ¹)	4	3	2 ¹)	2	1				
			Q2		1 ¹)	0	11)	0		0	0	0				
		OS2	Qı		11)	6	1 ¹)	6	6	1 ¹)	6	5				
			Q2		0	5	0	5	2	0	- 5	3				
		PDI	Q		0	20	0	20	0	0	22	20				
		GH	Q		0	1	0	1	6	0	2	2				
	GH	GI 1 ^f)	Q		0	413)	0	413)	19	0	6	6				
AND- AND- OR	GII	GII	Q		0	413)	0	4 ¹³)	11	0	5	5				

maximum number of driven units																
	FF4		N1	EF1	IA1	EF2	IA2	PS1	OS1	OS2	PA1	PA1 PD1				
w	A	G	w	w	w	w	w	w	A2	A	w	А	G	G		
1 ¹)	210)	210)	5	1	1	2	0	6 ⁹) ²)	4 ⁹)	2 ¹⁰)	1	110)	110)	210)		
11)	110)	2 ¹⁰)	5	1	1	2	0	210)2)	110)	210)	1	110)	1 ¹⁰)	2 ¹⁰)		
1 ¹)	310)	310)	12	1	1	2	0	7 ⁹) ²)	5 ⁹)	410)	2	310)	310)	410)		
11)	310)	310)	12	1	1	2	0	7 ⁹) ²)	5 ⁹)	410)	2	310)	3 ¹⁰)	410)		
0	13)	0	0	0	0	1	1 ⁵)	1	44)3)	13)	0	1 ³)	0			
0	1	0	0	0	0	1	1 ⁵)	1	4 ⁴)	2	0	2	0			
0	1	0	0	0	0	1	1 ⁵)	1	1 ⁴)	1	0	1	0			
0	0	0	0	0	0	1	1 ⁵)	1	24)	0	0	0	0			
0	2	0	0	0	0	1	15)	1	5 ⁴)	3	0	3	0			
0	5	0	0	0	0	1	1 ⁵)	1	8	12	0	10	0			
0	3	0	0	- 0	0	1	15)	1	6	4	0	3	0	/////		
0	0	0	0	0	0	1 77777	18)	1	0	0	0	0	0	0		
31)	0	0	4		4	////	10	182)	//////	0	0	0	0	0		
16)	0	0	<u> </u>	Y /////	0	////	1	0	<i>\//////</i>	0	0	0	0	0		
21)	²³) ³³) ⁷)	2	7 16 ⁷)	2	2	5	i	8 ²)	4 ³)	4 ³) 7 ³) ⁷)	1	2 ³)	2			
1 ¹)	2	10	50	2	2	5	1	82)	4	4	1	4	6	\/////		
1 ¹)	2	10	27	2	2	5	1	82)	4	4	1	4	6	<i>\/////</i>		
1	0	0	0	0	0	0	0	0	0	0	0	0	0			
21)	0	0	0	2	2	5	1	82)	0	0	0	0	0			
21)	4 5 ⁷)	10	60	2	2	5	1	82)	6	7 9 ⁷)	10	7 9 ⁷)	8			
21)	2 3 ⁷)	10	60	2	2	5	1	8 ²)	4	3 6 ⁷)	6	3 6 ⁷)	4			
0	0	2	6 9 ⁷)	1	1	1	1	42)	0	0	1	0	2 3 ⁷)			
0	1	1	2	1	1	2	1	6 ²)	2	1	0	1	1	1		
2 ¹)	1	1	3	2	2	5	0	82)	4	1	0	1	. 1	2		
0	0	0	0	1	1	2	0	32)	0	0	0	0	0	0		
11)	5	10	12	1	1	2	1	62)	6	13	7	10	10	8		
0	3	3	4	1	0	1	0	32)	5	4	2	3	3	6		
0	20	0	10 7511)	0	2512)	0	0	0	20	50	0	38	0	30		
0	2	5	6	<i>\///</i>	X////	X///	/ ////	42)	1 12	6	6	6	7	3		
0	6	19	19	<i>\\\\</i>	\ ////	X///	/////	72)	4 ¹³)	19	16	18	19	9		
0	5	11	11					7 ²)	413)	11	10	11	11	7		



Notes:

- P1 Unless specified otherwise a P1 may be interposed between two units without great influence upon the loadibility. AC inputs of FF1, FF2, FF3, FF4, OS1 and OS2 cannot be driven from it.
- 2PL1 The 2PL1 is normally used in conjunction with FF1 or FF2. In this case the input data are equivalent to those of the similar FF2 inputs. The output terminals are directly connected to the d.c. input terminals of the FF1 or FF2.

2PL2 Ditto for FF3 and FF4.

- a) IA2 with only terminals N1 or N2 connected to V_{N} .
- b) OS1 Q1 output only.
- c) ASY27 common emitter stage with 1 $k\Omega$ collector resistor.
- d) OS2 Q1 output only.
- e) OS2 Q2 output only.
- f) Used as NON-INVERTING AMPLIFIER.

/////not recommended.

- 1. Each via a 4.7 k $\Omega \pm 5~\%$ resistor in series with a separating diode OA200, anode to driven unit.
- 2. Each via a 12 k Ω ±5 % resistor, bypassed by a 330 pF capacitor.
- 3. Only if the chain of units indicated is driven by a FF1, FF2, FF3, FF4, PS1 or the Q1 terminal of an OS1 or OS2.
- 4. The maximum speed of operation is

30 kHz

number of units driven by the N1 gate

- 5. Via a diode OA200, cathode to N1, anode to IA2, and bypassed by a 1500 pF capacitor.
- 6. Via a separating diode OA85, cathode to driven unit.
- 7. Only if the N-terminals of the driving unit are floating.
- 8. The P-terminal of the Pl gate is floating.
- 9. Total number for both Q-outputs together.
- 10. Total number per Q-output.
- 11. Only with a 390 $\Omega \pm 5~\%$ resistance between the terminals Q and N of the driving unit PD1.
- 12. For each a resistance of 2.7 k Ω ±5 % between the terminals Q and N of the driving unit PD1.
- 13. Only with a 1.3 $k\Omega \pm 5~\%$ resistance between the terminals Q and N of the driving unit.



FLIP-FLOP


Colour: red

The unit FF1 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of a d.c. level or a positive-going voltage step (a.c. input signal), and it can also be used as a binary scale-of-two with a positive-going input signal.

Pulse repetition frequency range:

Ambient temperature range:



CIRCUIT DATA

Terminal

Weight:

Drawing symbol

1 =
$$Q_2$$
 = output 2
2 = A_2 = a.c. input 2
3 = A_1 = a.c. input 1
4 = W_2 = d.c. input 2
5 = P_2 = supply +6V(2)


$$5 = P_2 = \text{supply } +6 \vee (2)$$

$$7 = P_1 = supply +6V(1)$$

$$8 = N = supply -6V$$

$$9 = W_1 = d.c. input 1$$

$$10 = Q_1 = output 1$$



Power Supply

Terminal 5:
$$V_{P2} = +6V \pm 10\%$$
, $I_{P2} = 0.15 \text{ mA}^{-1}$) Nominal 6: $V_{E} = 0V$ common value 7: $V_{P1} = +6V \pm 10\%$, $I_{P1} = 0.15 \text{ mA}^{-1}$) of the 8: $V_{N} = -6V \pm 10\%$, $-I_{N} = -7 \text{ mA}^{-1}$) current

¹⁾ The sign is positive when the current flows towards the circuit.

INPUT DATA

Input Signal Requirements 2)

AC Input Signal (A terminals)

A positive-going voltage step is applied to terminal A_1 or A_2 , or to both terminals interconnected in the case of binary scale-of-two applications. This voltage step drives the transistor T_1 (T_2) into the non-conducting state.

Voltage

$$V_{AM} = min. -0.66 V_{N}$$

= max. -V_N

Rise time


$$t_r = max. 0.4 \mu s$$

Length of driving

pulse
$$t = min. 0.5 \mu s$$

Input noise level

= max. 1V peak to peak



DC Input Signals (W terminals)

A d.c. voltage level is applied to terminal W_1 or W_2 . A positive voltage drives the transistor T_1 (T_2) into the non-conducting state and a negative voltage drives it into the conducting state.

Transistor conducting (output level "negative low")

Current
$$-I_W = min. \ 0.5 \text{ mA}^1 \ (-V_W = max. \ 0.35 \text{ V})$$

limiting value $= max. \ 10 \text{ mA}^1 \)$

¹) The sign is positive when the current flows towards the circuit

²) These data apply to the most adverse working condition for a combination of units, namely to supply voltages $V_N = -5.4 V$ and $V_p = +6.6 V$. Unless differently specified all the voltage and current figures quoted represent absolute maximum values.

FF 1

Transistor non-conducting (output level "negative high")

limiting value

Current

$$I_{W} = min. 1 mA^{1}$$

 $(I_{W} = appr.1.1 mA^{1}) at V_{W} = 6V$

Input Impedance

Equivalent to a capacitance of approximately 500 pF (A1, A2 terminal or both terminals interconnected).

OUTPUT DATA

Output Signal Characteristics 2)

Transistor conducting (output level "negative low")

Voltage

$$-V_{O} = max. 0.2V$$

Load current

$$-V_{Q} = max. 0.2V$$

 $-I_{Q} = max. 2.5 \text{ mA}^{-1}$

Transistor non-conducting (output level "negative high")

Voltage

$$-V_Q = min. -0.7 V_N$$
 $I_Q = max. 0.7 mA^{1}$

Load current

Load currents of equal sign, up to the values given as maxima can be drawn from the two output terminals simultaneously. In the case of simultaneous load currents of opposite sign, the maximum load currents given are not guaranteed.

Maximum Capacitive Load (2000 pF for both Q-outputs together)

When the maximum capacitive and resistive loads are applied in parallel, the maximum pulse repetition frequency is not guaranteed.

Output Impedance

Equivalent to a resistance of approx.

 $R_i = 50 \Omega$ for positive-going output voltage


R. = 1000Ω for negative-going output voltage

¹⁾ See note 1 on previous page

²⁾ See note 2 on previous page

Switching and Delay Times (for orientation only)

A square wave input signal (A terminals) is assumed with an amplitude of min. -0.7V_N.



 $= max. 0.8 \mu s$

Unit Unloaded

Rise delay

 $^{\mathsf{t}}$ rd Rise time = $max. 0.3 \mu s$

Fall delay = max. 0.6 μ s

Fall time $2\,\mu s$ = max.

FLIP-FLOP

Colour: red

The unit FF2 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of a d.c. level or a positive-going voltage step (a.c. input signal). In the case of a.c. drive, the switching of the flip-flop can be controlled by a d.c. level supplied to the built-in gate circuits (e.g. in shift registers).

Pulse repetition frequency range:

Ambient temperature range:

Weight:

-20 to +60 °C

approx. 20 g

Drawing symbol

CIRCUIT DATA

Terminal

$$1 = Q_2 = \text{output } 2$$

$$2 = G_1 = gate input 1$$

$$3 = A = a.c. input$$

$$4 = W_2 = d.c.$$
 input 2


$$5 = P = supply +6V$$

$$7 = W_1 = d.c.$$
 input 1

$$8 = N = supply -6V$$

$$9 = G_2 = gate input 2$$

$$10 = Q_1 = \text{output } 1$$



Power Supply

Terminal 5:
$$V_p = +6V \pm 10\%$$
, $I_p = 0.3 \text{ mA}^{-1}$)
6: $V_E = 0V \text{ common}$
8: $V_N = -6V \pm 10\%$, $-I_N = 7 \text{ mA}^{-1}$)
Nominal value of the current


⁾ The sign is positive when the current flows towards the circuit.

INPUT DATA

Input Signal Requirements 2)

AC Input Signal (A terminal)

A positive-going voltage step is applied to terminal A. This voltage step drives the transistor T_1 (T_2) into the non-conducting state if the corresponding gate has been opened by a proper d.c. gate input signal on terminal G_1 (G_2)



DC Input Signal (W terminals)

A d.c. voltage level is applied to terminal W_1 or W_2 . A positive voltage drives the transistor T_1 (T_2) into the non-conducting state and a negative voltage drives it into the conducting state.

Transistor conducting (output level "negative low")

Current
$$-I_W = min. \ 0.5 \, mA^{-1}) \ (-V_W = max. \ 0.35 \, V)$$

 $Iimiting value = max. \ 10 \, mA^{-1})$

Transistor non-conducting (output level "negative high")

Voltage
$$V_W = min. 0.2V$$

limiting value $= max. 10V$
Current $I_W = min. 1 mA^{-1}$
 $(I_W = appr. 1.1 mA^{-1}) at V_W = 6V)$

 $^{^{}m I}$) The sign is positive when the current flows towards the circuit

²) These data apply to the most adverse working condition for a combination of units, namely to supply voltages $V_N = -5.4V$ and $V_p = +6.6V$. Unless differently specified, all the voltage and current figures represent absolute maximum values.

Gate Input Signal (G terminals)

A d.c.voltage level is applied to terminal G_1 (G_2). Transistor T_1 (T_2) is driven into the non-conducting state by the a.c. input signal (A terminal) if the corresponding gate input G_1 (G_2) is at "negative low" level (i.e. gate open).

- Note 1. The G₁ and G₂ input levels should not be "negative low" simultaneously.
 - 2. The G_1 and G_2 input levels have to be present 8 μs before the arrival of the a.c. input signal

Gate Open (input level "negative low")

Voltage
$$-V_G = max. 0.2V$$

Gate closed (input level "negative high")

Voltage
$$-V_G = min. V_{AM}(V_{AM} = amplitude of a.c. input signal)$$

= max. $-V_{N}$

Input Impedance

Equivalent to a capacitance of approx. 500 pF (A terminal)

OUTPUT DATA

Output Signal Characteristics 2)

Transistor conducting (output level "negative low")

Voltage
$$-V_Q = max. 0.2V$$

Load current $-I_Q = max. 2.5 \text{ mA}^{-1}$)

Transistor non-conducting (output level "negative high")

Voltage
$$-V_Q = min.-0.7V_N$$

Load current $I_Q = max. 0.7 mA^{-1}$)

Load currents of equal sign, up to the values given as maxima, can be drawn from the two output terminals simultaneously. In the case of simultaneous load currents of opposite sign, the maximum load currents given are not guaranteed.

¹⁾ See note 1 on previous page

²⁾ See note 2 on previous page

Maximum Capacitive Load (500 pF for each Q-output)

When the maximum capacitive and resistive loads are applied in parallel, the given maximum pulse repetition frequency is not guaranteed.


Output Impedance

Equivalent to a resistance of approx.

 $R_i = 50 \Omega$ for positive-going output voltage $R_i = 1000 \Omega$ for negative-going output voltage

Switching and Delay Times (for orientation only)

A square wave input signal (A terminals) is assumed with an amplitude of ' min $_{\bullet}$ -0.7 $V_{\text{N1}}{}_{\bullet}$



Unit Unloaded

Rise delay $t_{rd} = max. 0.8 \mu s$ Rise time $t_{r} = max. 0.3 \mu s$ Fall delay $t_{fd} = max. 0.6 \mu s$ Fall time $t_{c} = max. 2 \mu s$

FLIP-FLOP


Colour: red

The unit FF3 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of a d.c. level or a positive-going trigger signal, and it can also be used as a binary scaleof-two when the trigger inputs are interconnected.

Frequency range

Ambient temperature range:



Drawing symbol

CIRCUIT DATA

Terminal

$$1 = Q_1 = \text{output } 1$$

$$2 = Q_2 = \text{output } 2$$

$$3 = A_2 = \text{trigger input } 2$$

$$4 = A_1 = \text{trigger input } 1$$

$$5 = W_2 = d.c. input 2$$

$$6 = W_1 = d.c. input 1$$

$$8 = N = supply -6 V$$

$$9 = P = supply +6 V$$

$$10 = E = common supply 0 V$$

Terminal 8 :
$$V_N = -6 V \pm 5 \%$$
, $-I_N = 8.8 \text{ mA}$ Nominal value

9 :
$$V_p = 6V \pm 5\%$$
, $I_p = 0.6 \text{ mA}$ of the current

$$10 : V_{\mathsf{F}} = 0 \, \mathsf{V} \, \mathsf{common}$$

Notes


- The data given apply to the most adverse supply voltages for a combination of units, namely V_N =-5.7V and V_p =6.3V.
- The temperatures -20°C and +60°C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input Signal Requirements

Trigger Input Signal (A terminals)

A positive-going voltage step is applied to terminal A_1 or A_2 , or to both terminals interconnected in the case of binary scale-of-two applications. This voltage step drives the transistor T_1 (T_2) into the non-conducting state. To terminal K external diodes can be connected (in the same sense as diode D_6) to provide the pulse-gate, corresponding with terminal A_2 , with extra trigger inputs or condition inputs.



Voltage

$$V_{AM} = \min_{max.} -0.7 V_{N}$$
 $= \max_{min.} 0 V_{N}$
 $= \min_{max.} 0.2 V_{N}$

A₁-or A₂

min. 1.75 mA

Required direct current

Required current during the transient

averaged over: 0.4 µs

0.7 µs

$$I_{AD} = min. 0.88 mA$$

mΑ

min. 6

 $l_{AT} = min. 5$ n = min. 4 n

min. 4.5 mA

mΑ

Rise time $\begin{array}{rcl} t_r & = & \max. & 0.7 \; \mu s \\ \\ \text{Pulse duration} & & t_1 & = & \min. & 1 \; \; \mu s \\ \\ & & t_2 & = & \min. & 8 \; \; \mu s \\ \\ \text{Input noise level} & & V & = & \max. \; 1 \; V \; \text{peak to peak} \end{array}$

DC Input Signal (W terminals)

A d.c. voltage level is applied to terminal W_1 or W_2 . A positive voltage drives the transistor T_1 (T_2) into the non-conducting state and a negative voltage drives it into the conducting state

Transistor conducting

Current
$$-I_W = \min. 0.6 \text{ mA } (-V_W = \max. 0.4 \text{ V})$$

limiting value = \max . 15 mA

Transistor non-conducting

Voltage
$$V_{\widetilde{W}} = \min. 0.2 \text{ V}$$

limiting value $= \max. 10 \text{ V}$

Current $I_{M} = min. 0.9 mA$

OUTPUT DATA

Voltages and currents

Transistor conducting

Voltage
$$-V_Q = max. 0.2 V$$

Available direct current $-I_{QD} = max. 6 mA$

Available current during the transient


averaged over:
$$0.4 \, \mu s$$
 $-I_{QT} = max$. 11 mA $= max$. 14 mA

Transistor non-conducting

Voltage
$$-V_Q = \min \cdot -0.7 V_N$$

Available direct current $I_{OD} = max. 0.7 \text{ mA}$

These data are for orientation only and refer to an input signal as specified under INPUT DATA.



	Unit unloaded				Unit max.loaded			
Rise delay	t _{rd}	=	max.	1.0	μs	max.	1.1	μs
Rise time	t	=	max.	0.3	μs	max.	0.7	μs
Fall delay	t _{fd}	=	max.	0.8	μs	max.	0.8	μs
Fall time	t _r	=	max.	1.7	μs	max.	1.7	μs

Ξ

FLIP-FLOP

Colour: red

The unit FF4 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of ad.c. level or a positive-going trigger signal. In the case of trigger drive, the switching of the flip-flop can be controlled by ad.c. level applied to the built-in gate circuits (e.g. in shift registers).

Frequency range

Ambient temperature range

Weight

: see INPUT DATA $\frac{8}{10}$ R $\frac{Q_1}{Q_2}$ E FF4 : -20 to +60 $\frac{Q_2}{Q_2}$ C $\frac{9}{Q_1}$ $\frac{Q_1}{Q_2}$ R $\frac{Q_2}{Q_2}$ C $\frac{1}{2}$ \frac

Drawing symbol

CIRCUIT DATA

Terminal

$$1 = Q_1 = output 1$$

$$2 = Q_2 = \text{output } 2$$

$$3 = G_2^2 = \text{gate input 2}$$

$$4 = G_1 = gate input 1$$

$$5 = W_1 = d.c. input 1$$

$$6 = W_2 = d.c. input 2$$

$$8 = N = \text{supply } -6 \text{ V}$$

$$9 = P = supply +6 V$$

Terminal 8 :
$$V_N = -6 \lor \pm 5 \%$$
, $-I_N = 8.8 \text{ mA}$ Nominal value 9 : $V_P = +6 \lor \pm 5 \%$, $I_P = 0.6 \text{ mA}$ of the current 10 : $V_E = 0 \lor common$

Notes


- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 \text{V}$ and $V_p = 6.3 \text{V}$.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input Signal Requirements

Trigger Input Signal (A terminal)

A positive-going voltage step is applied to terminal A. This voltage step drives the transistor $T_1(T_2)$ into the non-conducting state if the corresponding gate has been opened by an appropriate gate input signal on terminal $G_1(G_2)$.



Voltage	V _{AM}	. =	min.	-0.7	V _N
			max.	-	V _N
	- V	=	min.	0	٧
			max.	0.2	V
Required direct current	I _{AD}	=	min.	1.75	mA
Required current during the transient					
averaged over: 0.4 µs	I _{AT}	=	min.	6	mA
0.7 µs	,		min.	4.5	mA
Rise time	† _r	1000	max.	0.7	μς
Pulse duration	†1	=	min.	3	μs
	[†] 2	=	min.	11	μs
Input noise level	V _n	=	max.	1 V p	eak to peak

DC Input signal (W terminals)

Ad.c. voltage level is applied to terminal W_1 or W_2 . A positive voltage drives the transistor $T_1(T_2)$ into the non-conducting state and a negative voltage drives it into the conducting state.

Transistor conducting

Current
$$-I_W = min. 0.6 \text{ mA} \quad (-V_W = max. 0.4 \text{ V})$$

limiting value $= max. 15 \text{ mA}$

Transistor non-conducting

Gate Input Signal (G terminals)

A d.c.voltage level is applied to terminal $G_1(G_2)$. Transistor $T_1(T_2)$ is driven into the non-conducting state by the trigger input signal (A terminal) if the corresponding gate is opened by an appropriate gate input signal.

	gate open				gate closed		
Voltage Required gate current caused by negative transient of VAM	-V _G	= min. max. = min.	0.2	V	min. max. min.	-	VAM VN mA
Required average current durin the positive transient of V _G Gate setting time	I _{GT}	to open		•	to clos	e gate	<u>-</u>
when the gate input level changes at random: when the gate input level	†GS	= min.	17	μς	min.	25	μs
changes within 2 µs after the positive going edge of the trigger signal:	† _{GS}	= min.	11	μς	min.	11	μs

Note: The latter applies to a shift register configuration so that the max. shift frequency is approximately 70 kHz.

During triggering the ${\sf G}$ levels should not be at zero voltage level simultaneously.

The gate setting time is the required waiting time between the last G level change and the potitive going edge of the trigger pulse.

OUTPUT DATA


Voltages and currents

Transistor conducting

Voltage	-V _O	= max.	0.2	٧
Available direct current		= max.		
Available current during the transient	4,5			
averaged over: 0.4 µs	-l _{ОТ}	= max.	11	mΑ
0.7 µs	~.	= max.	14	mΑ
Transistor non-conducting				
Voltage	-v _o	= min.	-0.7	٧ _N
Available direct current		= max.		

Switching and delay times

These data are for orientation only and refer to an input signal as specified under INPUT DATA.



	<u>Unit unloaded</u>	Unit max. loaded		
Rise delay	t _{rd} = max. 1.0 μs	mαχ. 1.1 μs		
Rise time	$t_r = max. 0.3 \mu s$	max. 0.7 μs		
Fall delay	$t_{fd} = max. 0.8 \mu s$	maχ. 0.8 μs		
Fall time	$t_f = max. 1.7 \mu s$	max. 1.7 μs		

DUAL NEGATIVE GATE

Colour: orange

The unit 2.3N1 contains two three-input germanium-diode gates, that perform an AND logical operation on negative input-voltage signals.

The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals Q_1 and Q_2 . In this latter case only one negative supply terminal should be used.

Pulse repetition frequency range:

Ambient temperature range:

Weight:

-20 to +60 °C $\frac{1}{N_1}$ $\frac{Q_1}{Q_2}$ $\frac{Q_2}{N_2}$ $\frac{Q_2}{N_2}$ approx. 20 g $\frac{Q_2}{N_2}$ $\frac{Q_2}{N_3}$ $\frac{Q_2}{N_2}$ $\frac{Q$

CIRCUIT DATA

Terminal

Drawing symbol

$$1 = N_1 = \text{supply } -6 \text{ V } (1)$$

$$3 = W_3 = input 3$$


$$4 = W_5 = input 5$$

$$5 = Q_1 = output 1$$

$$6 = Q_2 = \text{output } 2$$

$$7 = W_2 = input 2$$

$$10 = N_2 = \text{supply } -6 \text{ V } (2)$$



Power Supply

Terminal 1:
$$V_{N1} = -6V \pm 10\%$$
, $-I_{N1} = 0-0.5 \text{ mA}$ 1) Nominal value of the current

INPUT DATA

Input Signal Requirements 2)

Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $V_{Wn} = 0.1$ to 0.5 V more positive than V_Q dependent on the input current I_{Wn} .

Current: To be supplied to terminal W_n having the least negative voltage level. For $V_{Wn} = 0$ volt and $I_Q = 0$ mA: $I_{Wn} = max. 0.48$ mA $I_0 = 0.04$ mA $I_0 = 0.0$

OUTPUT DATA

Output Signal Characteristics 2)

Voltage: see INPUT DATA

Load current
$$I_Q = max$$
. $\frac{-V_N + V_Q}{13} \text{ mA}^{-1}$)

Output Impedance

When V_Q is positive-going, the output impedance approximates the output impedance of the driving circuit. When V_Q is negative-going, the output impedance is max. $13k\Omega$.

LIMITING VALUES

Current through conducting diode $I_{Wc} = max$. 10 mA

Voltage between terminals N and W = max. 30 V

 $^{^{}m l}$) The sign is positive when the current flows towards the circuit.

²) These data apply to the most adverse working condition for a combination of units, namely to a supply voltage $V_N = -5.4 \,\text{V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

DUAL NEGATIVE GATE

Colour: orange


The unit 2.2N 1 contains two two-input germanium-diode gates that perform an AND logical operation on negative input voltage signals.

The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals Q_1 and Q_2 . In this latter case, only one negative supply terminal should be used.

Pulse repetition frequency range:

Ambient temperature range:

-20 to +60 °C approx. 20 g



Drawing symbol

CIRCUIT DATA

Terminal

Weight:

$$1 = N_1 = \text{supply -6V (1)}$$

$$3 = W_3 = input 3$$

4 = not connected

$$5 = Q_1 = output 1$$

$$6 = Q_2 = \text{output } 2$$

$$8 = W_2 = input 2$$

$$10 = N_2 = \text{supply } -6 \lor (2)$$

Terminal 1:
$$V_{N1} = -6V \pm 10\%$$
, $-I_{N1} = 0-0.5 \text{ mA}$ Nominal 1: $V_{N2} = -6V \pm 10\%$, $-I_{N2} = 0-0.5 \text{ mA}$ Nominal 1: $V_{N2} = -6V \pm 10\%$, $-I_{N2} = 0-0.5 \text{ mA}$ Nominal value of the current

¹⁾ The sign is positive when the current flows towards the circuit.

INPUT DATA

Input Signal Requirements 2)

Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $V_{Wn} = 0.1$ to 0.5 V more positive than V_Q dependent on the input current I_{Wn} .

Current: To be supplied to terminal W_n having the least negative voltage level. For $V_{Wn} = 0$ volt and $I_Q = 0$ mA: $I_{Wn} = max. 0.48$ mA $^1) + max. 0.04$ mA $^1)$ for every W terminal at a negative voltage level.

OUTPUT DATA

Output Signal Characteristics 2)

Voltage: See INPUT DATA

Load current $I_Q = \max_{1} \frac{-V_N + V_Q}{13} \text{ mA}^{-1}$

Output Impedance

When V_Q is positive-going, the output impedance approximates the output impedance of the driving circuit. When V_Q is negative-going, the output impedance is max. $13\,k\Omega$.

LIMITING VALUES

Current through conducting diode $I_{Wc} = max. 10 \text{ mA}$

Voltage between terminals N and W = max. 30 V

¹) The sign is positive when the current flows towards the circuit

²) These data apply to the most adverse working condition for a combination of units, namely to a supply voltage $V_N = -5.4V$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

DUAL POSITIVE GATE

Colour: orange


The unit 2.3P1 contains two three-input silicon-diode gates, that perform an OR logical operation on negative input-voltage signals.

The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals Q_1 and Q_2 . In this latter case, only one positive supply terminal should be used.

Pulse repetition frequency range:

0-100 kHz

Ambient temperature range:



CIRCUIT DATA

Drawing symbol

Terminal

Weight:

$$1 = P_1 = \text{supply } +6 \lor (1)$$

 $2 = W_1 = \text{input } 1$
 $3 = W_3 = \text{input } 3$
 $4 = W_5 = \text{input } 5$


$$5 = Q_1 = \text{output } 1$$

$$6 = Q_2 = \text{output } 2$$

$$7 = W_2 = input 2$$

$$8 = W_{\underline{A}} = input 4$$

$$10 = P_2 = \text{supply} + 6V (2)$$



Terminal 1:
$$V_{P 1} = 6V \pm 10\%$$
, $I_{P1} = 0.05-0.1 \text{ mA}$ Nominal value of the current



¹⁾ The sign is positive when the current flows towards the circuit.

INPUT DATA

Input Signal Requirements 2)

Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $V_{Wn} = 0.4$ to 1V more negative than V_{O} dependent on the input current I_{Wn} .

Current : To be supplied to terminal W_n having the most negative voltage level. $-I_{Wn} = approx$. $I_{Q} + max$. 0.07 mA at $-V_{Q} = 1$ V.

OUTPUT DATA

Output Signal Characteristics 2)

Voltage: See INPUT DATA

Load current I_Q = approx. $-I_{Wn}$ - max. 0.07 mA 1) at $-V_Q$ = 1 V

Output Impedance

When V_Q is negative-going, the output impedance approximates the output impedance of the driving circuit. When V_Q is positive-going, the output impedance is max. $130\,k\Omega$.

LIMITING VALUES

Current through conducting diode $I_{Wc} = max. 10 \text{ mA}$

Voltage between terminals P and W = max.30V

¹⁾ The sign is positive when the current flows towards the circuit

²) These data apply to the most adverse working conditions for a combination of units, namely to a supply voltage $V_p = \pm 6.6 \,\text{V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

DUAL POSITIVE GATE

Colour: orange

The unit 2.2P1 contains two two-input silicon-diode gates, that perform an OR logical operation on negative input-voltage signals.


The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals Q_1 and Q_2 . In this latter case, only one positive supply terminal should be used.

Pulse repetition frequency range:

0-100 kHz

Ambient temperature range:

-20 to +60 °C



CIRCUIT DATA

Drawing symbol

Terminal

Weight:

$$1 = P_1 = \text{supply} + 6 \lor (1)$$

$$2 = W_1 = \text{input 1}$$

$$3 = W_3 = \text{input 3}$$

$$4 = \text{not connected}$$

$$5 = Q_1 = \text{output 1}$$

$$6 = Q_2 = \text{output 2}$$

$$7 = \text{not connected}$$

$$8 = W_2 = \text{input 2}$$

$$9 = W_4 = \text{input 4}$$

$$10 = P_2 = \text{supply} + 6 \lor (2)$$

$$P_3 = \text{supply} + 6 \lor (2)$$

Terminal 1:
$$V_{P1} = 6V \pm 10\%$$
, $I_{P1} = 0.05-0.1 \text{ mA}$ Nomina value of the current

¹⁾ The sign is positive when the current flows towards the circuit

INPUT DATA

Input Signal Requirements 2)

Voltage: Under all circumstances normally encountered when the unit is used

in conjunction with other circuit blocks: $V_{Wn} = 0.4$ to 1V more

negative than V_Q dependent on the input current I_{Wn} .

Current: To be supplied to terminal $\boldsymbol{W}_{\!\boldsymbol{n}}$ having the most negative voltage level.

 $-I_{Wn} = approx. I_Q + max. 0.07 mA$ at $-V_Q = 1 V$

OUTPUT DATA

Output Signal Characteristics 2)

Voltage: See INPUT DATA

Load current $I_Q = approx. -I_{Wn} - max. 0.07 \text{ mA}^{-1}$) at $-V_Q = 1 \text{ V}$

Output Impedance

When V_Q is negative-going, the output impedance approximates the output impedance of the driving circuit. When V_Q is positive-going, the output impedance is max. 130 k Ω .

LIMITING VALUES

Current through conducting diode: $I_{Wc} = max. 10 \text{ mA}$

Voltage between terminals P and W = max. 30 V

A80

¹) The sign is positive when the current flows towards the circuit

²⁾ These data apply to the most adverse working conditions for a combination of units, namely to a supply voltage Vp = +6.6V. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

DUAL PULSE LOGIC

Colour: orange

The unit 2.PL1 contains two identical germanium diode pulse gates which are controlled by a d.c. voltage level.

The circuits are normally used in conjunction with flip-flop circuits. With the dual pulse logic a second pair of a.c. inputs are formed for a flip-flop FF1, or in combination with flip-flops FF2 a bi-directional shift register can be made. In these applications the twin pulse logic output terminals are to be connected directly to the flip-flop d.c. input terminals.

In each circuit a silicon diode is incorporated for reset purposes of the connected flip-flop.

Pulse repetition frequency range:

0-100 kHz

2.PL1

G₁ V₁ A₁ A₂ V₂

Ambient temperature range:

-20 to +60 °C approx. 20 g

Drawing symbol

CIRCUIT DATA

Terminal

Weight:

$$1 = G_1 = gate input 1$$

$$2 = V_2 = reset input 2$$

$$3 = A_1 = a.c.$$
 input 1

$$4 = A_2 = a.c.$$
 input 2

$$5 = Q_2 = \text{output } 2$$


$$6 = K_2 = normally not used$$

$$7 = K_1 = normally not used$$

$$8 = Q_1 = output 1$$

$$9 = V_1 = reset input 1$$

$$10 = G_2 = gate input 2$$



Power Supply

The unit is not connected to any supply voltage


These data are dependent on the driven circuit, the values given apply to use of the dual pulse logic in conjunction with flip-flop circuits FF1 or FF2.

Input Signal Requirements)

AC Input Signal (A terminals)

A positive-going voltage step is applied to terminal ${\sf A}_1$ or ${\sf A}_2$ or to both terminals interconnected.

This voltage step passes the pulse gate if it has been opened by a proper d.c.gate input signal on terminal G_1 (G_2)



Voltage

 $V_{AM} = min. -0.66 V_{N}$ = max. - V_N

Rise time

 $t_{\perp} = max. 0.4 \mu s$

Length of driving pulse

 $t = min. 0.5 \mu s$

Input noise level

= max. 1 V peak to peak

Gate Input Signal (G terminals)

A d.c.voltage level is applied to terminal G_1 (G_2)

The a.c. input signal (terminal A_1 (A_2))passes if the corresponding gate input G_1 (G_2) is at "negative low" level (i.e. gate open).

Note 1: The G₁ and G₂ input levels should not be "negative low" simultaneously

Note 2: The G_1 and G_2 input levels have to be present 8 μs before the arrival of the a.c. input signal

¹) These data apply to the most adverse working condition for a combination of units, namely to supply voltages $V_N = -5.4 \text{V}$ and $V_p = +6.6 \text{V}$. Unless differently specified, all the voltage and current figures represent absolute maximum values.

Gate Open (input level "negative low")

Voltage
$$-V_G = max. 0.2V$$

Gate Closed (input level "negative high")

Voltage
$$-V_G = min. V_{AM} (V_{AM} = amplitude of a.c. input signal)$$

= max.- V_{NI}

Reset Input Signal (V terminals)

A negative reset signal can be applied to terminal V_1 or V_2

Current
$$-I_V = min. 0.5 \text{ mA}^{-1}) (-V_V = max. 1V)$$

limiting value $= max. 10 \text{ mA}^{-1})$

OUTPUT DATA

When used in conjunction with flip-flop circuits FF1 or FF2, the output terminals (Q_1 and Q_2) are directly connected to the flip-flop d.c. input terminals (W_1 and W_2)

Input Impedance

Equivalent to a capacitance of approx. $500\,\mathrm{pF}$. (A₁, A₂ terminal or both terminals interconnected).

1) The sign is positive when the current flows towards the circuit





DUAL PULSE LOGIC

Colour: orange

The unit 2.PL2 contains two identical pulse gates which are controlled by a d.c. voltage level.

The circuits are normally used in conjunction with flip-flopcircuits. With the dual pulse logic a second pair of a.c. inputs are formed for a flip-flop FF3, or in combination with flip-flops FF4 a bi-directional shift register can be made. In these applications the 2.PL2 output terminals are to be connected directly to the flip-flop d.c. input terminals.

Frequency range


: see INPUT DATA

Ambient temperature range

: -20 to +60 $^{\circ}$ C

Weight

: approx. 20 g



CIRCUIT DATA

Drawing symbol

Terminal $1 = G_1 = gate input 1$

 $2 = G_2 = gate input 2$

 $3 = K_1 = terminal for external gate input$

 $4 = K_2 = terminal for external gate input$

 $5 = Q_2 = \text{output } 2$


 $6 = Q_1 = output 1$

 $7 = A_1 = trigger input 1$

 $8 = A_2 = trigger input 2$

9 = N = supply -6 V

10 = not connected



Power Supply

Terminal 9: $V_N = -6 \text{ V} \pm 5 \text{ %}$, $-I_N = 0-2.5 \text{ mA}$ Nominal value of the current

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 V$ and $V_p = 6.3 V$.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA


These data are dependent on the driven circuit, the values given apply to use of the dual pulse logic in conjunction with flip-flops FF3 or FF4.

Input Signal Requirements

Trigger Input Signal (A terminals)

A positive going voltage step is applied to terminal A_1 or A_2 or to both terminals interconnected.

This voltage step passes the pulse gate if it has been opened by an appropriate gate input signal on terminal $G_1(G_2)$.



Voltage

$$V_{AM} = min. -0.7 V_{N}$$
 $= max. - V_{N}$
 $-V_{O} = min. 0 V_{O}$
 $= max. 0.2 V_{O}$

 A_1 or A_2 and A_2 interconnected

Required direct current

$$I_{AD} = min. 0.88 \text{ mA} \text{ min. } 1.75 \text{ mA}$$

Required current during the transient

averaged over: $0.4 \, \mu s$ $I_{\mbox{AT}} = \mbox{min.} \ 5 \mbox{mA} \mbox{min.} \ 6 \mbox{mA}$ $0.7 \, \mu s$ $= \mbox{min.} \ 4 \mbox{mA} \mbox{min.} \ 4.5 \mbox{mA}$

A86

Gate Input Signal (G terminals)

A d.c.voltage level is applied to terminal $G_1(G_2)$.

The trigger input signal (terminal $A_1(A_2)$ passes if the corresponding gate is opened by an appropriate gate input signal.

To terminal $K_1(K_2)$ external diodes can be connected (in the same sense as diode $D_3(D_4)$), to provide the corresponding pulse gate with extra condition inputs.

	gate open	gate closed		
Voltage	$-V_G = min. 0 V$	min. V _{AM}		
Required gate current causedby	= max. 0.2 V	max VN		
negative transient of V	$I_{GT} = min. 1.75 mA$	min. 1.2 mA		
Required average current during	to open gate	to close gate		
the positive transient of V _G	$I_{GT} = min. 1.6 mA$			
Gate setting time				
when the gate input level changes at random	t _{GS} = min. 17.μs	min. 25 μs		
when the gate input level changes within 2 µs after the positive going edge of				
the trigger signal	t _{GS} = min. 11 μs	min. 11 μs		
Nieke Tillians and the second of				

Note: The latter applies to a shift register configuration so that the max. shift frequency is approximately 70 kHz

During triggering the G levels should not be at zero voltage level simultaneously.

The gate setting time is the required waiting time between the last G level change and the positive going edge of the trigger pulse.

OUTPUT DATA

When used in conjunction with flip-flops FF3 and FF4, the output terminals $(Q_1 \text{ and } Q_2)$ are directly connected to the flip-flop d.c. input terminals $(W_1 \text{ and } W_2)$.



EMITTER FOLLOWER/INVERTER AMPLIFIER

Colour: yellow

The unit EF1/IA1 contains a transistor emitter-follower circuit and a transistor inverter circuit. The transistors are medium-speed switching types.

The two circuits, i.e. the standard circuits EF1 and IA1, can be used either independently or in combination.

Pulse repetition frequency range:

0-100 kHz

Ambient temperature range:

-20 to +60 °C

Weight:

approx. 20 a

CIRCUIT DATA

Terminal

$$1 = Q_2 = \text{output } 2$$

$$2 = E_2 = \text{common supply } 0 \text{ V}$$

$$3 = W_2 = input 2$$


$$4 = P_2 = \text{supply } +6 \text{ V}$$


$$5 = P_1 = \text{supply } +6 \text{ V}$$

$$6 = N_2 = \text{supply } -6V$$

$$7 = N_1 = \text{supply } -6V$$

$$10 = Q_1 = output 1$$





EF1 terminals with index 1 IA1 terminals with index 2

Nominal

of the

Power Supply

Terminal 2:
$$V_{E2} = 0 \text{ V common}$$

4: $V_{-2} = +6 \text{ V} + 10 \%$

4:
$$V_{P2} = +6V \pm 10\%, I_{P2} = 0.16 \text{ mA} \frac{1}{1}$$

5: $V_{P1} = +6V \pm 10\%, I_{P1} = 3.3-6.6 \text{ mA} \frac{1}{1}$
6: $V_{N2} = -6V \pm 10\%, -I_{N2} = 0-6 \text{ mA} \frac{1}{1}$

6:
$$V_{N2} = -6V \pm 10\%, -1_{N2} = 0-6 \text{ mA} \frac{1}{1}$$

7:
$$V_{N1}^{N2} = -6V \pm 10\%, -I_{N1} = 3.3 - 25 \text{ mA}^{-1}$$

For input and output data see 2.1A1 and 2.EF1 specifications.



¹⁾ The sign is positive when the current flows towards the circuit

DUAL EMITTER FOLLOWER

Colour: yellow

The unit 2.EF1 contains two identical transistor emitter-follower circuits that constitute a non-inverting buffer-amplifier function with a low output impedance. The transistors are medium-speed switching types.

The unit is equipped with a tap on the output resistor for cases in which a level shift towards the positive supply line is required.

Pulse repetition frequency range:


0-100 kHz

Ambient temperature range:

-20 to +60 °C

Weight:

approx. 20 g



Drawing symbol

CIRCUIT DATA

Terminal

$$1 = Q_2 = \text{output } 2$$

$$2 = T_2 = tap output 2$$

$$3 = W_2 = input 2$$

$$4 = P_2 = \text{supply } +6 \text{ V } (2)$$

$$5 = P_1^- = \text{supply } +6 \vee (1)$$


$$6 = N_2 = \text{supply } -6 \text{ V (2)}$$

$$7 = N_1 = \text{supply } -6V(1)$$

$$8 = W_1 = input 1$$

$$9 = T_1 = tap output 1$$

$$10 = Q_1 = \text{output } 1$$



Terminal 4:
$$V_{P2} = +6V \pm 10\%$$
, $I_{P2} = 3.3-6.6 \text{ mA}^{-1}$)

5: $V_{P1} = +6V \pm 10\%$, $I_{P1} = 3.3-6.6 \text{ mA}^{-1}$)

6: $V_{N2} = -6V \pm 10\%$, $I_{N2} = 3.3-25 \text{ mA}^{-1}$)

7: $V_{N1} = -6V \pm 10\%$, $I_{N1} = 3.3-25 \text{ mA}^{-1}$)



¹⁾ The sign is positive when the current flows towards the circuit

INPUT DATA

Input Signal Requirements 2)

A d.c. voltage level is applied to terminal W1 (W2)

Input level "negative low"

Voltage
$$V_W = max. 0.3V$$
 more negative than $V_{\dot{Q}}$

limiting value = max. 10V

Current
$$-I_W = min.0.12 \, mA^{-1}$$
) (unit unloaded)

$$I_W = \text{max.}0.12\text{mA}^{-1}$$
) (- I_Q at max. value)

Input level "negative high"

Voltage
$$V_W = max. 0.3V$$
 more negative than V_O

limiting value
$$-V_W = max$$
. $-V_N$

= min.-0.7
$$V_N$$

Current
$$-I_W = \min_{\cdot} \frac{I_Q + 6}{34} \mod 1$$

$$-I_W = \min_{100} \frac{I_T + 5.1}{34} \text{ mA}$$

Input Impedance

Equivalent to a capacitance of approx. 20 pF

OUTPUT DATA

Output Signal Characteristics 2)

Output level "negative low"

Voltage
$$V_Q = max. 0.3V$$
 more positive than V_W

$$V_{T} = min. 0.2V$$

Load current
$$-1_Q = max. 2.2 mA^{-1}$$

$$-I_T = \text{max. } 1.8 \text{ mA}^{-1} \text{) at } V_T = 0.2 \text{ V}$$

Output level "negative high"

Voltage
$$V_Q = max. 0.3V$$
 more positive than V_W

¹⁾ The sign is positive when the current flows towards the circuit

²⁾ These data are derived from the most adverse working condition for a combination of units, namely to supply voltages V_N = -5.4V and V_P = +6.6V. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

Load current IQ and IT

V _W	I _{Q max}	I _{T max} at V _T = -0.5 V	 T max at VT = -1 V
0.7V _N	2mA	4.5 mA	3mA
0.8V _N	4 mA	6mA	4.5 mA
0.9V _N	11 mA	7.5 mA	6mA
0.95 V _N	17 mA	9 mA	7.5 mA

Output Impedance

Equivalent to a resistance of approx.


 $R_i = 2000 \Omega$ for a non-conducting transistor

 $R_i = 0.03 Z_0$ for a conducting transistor

(Z_{\odot} being the output impedance of the unit driving the W terminal)

Switching and Delay Times (for orientation only)

A square wave input signal (W terminal) is assumed with an amplitude of min. $-0.7 \, \rm V_N$.



Unit Unloaded

Fall time $t_f = max. 0.1 \mu s$

Rise time $t_r = max. 0.1 \mu s$





DUAL INVERTER AMPLIFIER

Colour: yellow

The unit 2.1A1 contains two identical transistor inverter circuits. The transistors are medium-speed switching types.

The circuits constitute an inverting (NOT) function when driven by a signal on the W terminal.

Pulse repetition frequency range:

0-100 kHz

Ambient temperature range:

-20 to + 60 °C

CIRCUIT DATA

Weight:

Terminal

 $1 = Q_2 = \text{output } 2$

 $2 = W_2 = input 2$

 $3 = E_2 = common supply 0 V (2)$

 $4 = E_1 = \text{common supply } 0 \text{ V } (1)$

 $5 = P_2 = \text{supply } +6 \text{ V (2)}$

 $6 = P_1 = supply + 6 V (1)$

 $7 = N_2 = \text{supply -6V (2)}$


 $8 = N_1 = \text{supply -6V (1)}$

 $9 = W_1 = input 1$

 $10 = Q_1 = \text{output } 1$

2.IA1

Drawing symbol



Terminal 3:
$$V_{E2} = 0V \text{ common}$$

4: $V_{E1} = 0V \text{ common}$
5: $V_{P2} = +6V \pm 10\%$, $I_{P2} = 0.16 \text{ mA}^{-1}$) Nominal of the series of the series $V_{P1} = -6V \pm 10\%$, $I_{P1} = 0.16 \text{ mA}^{-1}$) of the series $V_{N1} = -6V \pm 10\%$, $I_{N1} = 0-6 \text{ mA}^{-1}$) current

¹⁾ The sign is positive when the current flows towards the circuit

INPUT DATA

Input Signal Requirements 2)

Transistor conducting (output level "negative low")

Voltage
$$-V_W = \min \cdot -0.7 V_N$$

limiting value $= \max \cdot -V_N$
Current $-I_W = \min \cdot 0.6 \text{ mA}$

Transistor non-conducting (output level "negative high")

Voltage
$$-V_W = max. 0.3V$$

limiting value $V_W = max. 10V$

Input Impedance

Equivalent to a capacitance of approx. 400 pF.

OUTPUT DATA

Output Signal Characteristics ²)

Transistor conducting (output level "negative low")

Voltage
$$-V_Q = \max$$
. 0.2V
Load current $-I_Q = \max$. 4.3mA $\frac{1}{1}$) terminal N $\frac{1}{1}$ (N $\frac{1}{2}$) connected to $\frac{1}{1}$ max. 10 mA $\frac{1}{1}$) terminal N $\frac{1}{1}$ (N $\frac{1}{2}$) floating

Transistor non-conducting (output level "negative high")

¹) The sign is positive when the current flows towards the circuit

²) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_N = -5.4V$ and $V_p = +6.6V$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

Output Impedance


Equivalent to a resistance of approx.

 $R_i = 50 \Omega$ for positive-going output voltage

 $R_i = 1000 \Omega$ for negative-going output voltage

Switching and Delay Times (for orientation only)

A square wave input signal is assumed with an amplitude of min. $-0.7\,\mathrm{V_N}$.



Unit Unloaded

Rise delay $t_{rd} = max. 0.1 \mu s$

Rise time $t_{\mu} = max. 0.3 \mu s$

Fall delay $t_{fd} = max. 0.6 \mu s$

Fall time $t_f = max. 0.2 \mu s$

DUAL EMITTER FOLLOWER

Colour: yellow

The unit 2.EF2 contains two identical EF2 transistor emitter follower circuits that constitute a buffer amplifier function. The unit has especially been designed to amplify the weak output signals originating from a diode gate circuit.

The unit drives a grounded emitter transistor directly at the base. By connecting the built-in anti-bottoming diode (D $_1$ or D $_2$) via the M terminal to the collector of the driven grounded emitter stage, hole-storage effects in this stage are avoided. In this way short transients are maintained.

The output signal is normally taken from the Q terminal. When a flip-flop is to be set or reset by an EF2, normally the R output is used, the memory property of the flip-flop then being maintained.

The transistors used are medium-speed switching types.

Pulse repetition frequency range:


0-100 kHz

Ambient temperature range:

-20 to +60 °C

Weight:

approx. 20 g



CIRCUIT DATA

Terminal

$$1 = Q_2 = \text{output } 2$$

$$2 = M_2 = clamp diode 2$$

$$3 = R_2 = diode output 2$$

$$4 = W_2 = input 2$$

$$5 = P = supply +6V$$


$$7 = N = supply -6V$$

$$8 = R_1 = diode output 1$$

$$9 = M_1 = clamp diode 1$$

$$10 = Q_1 = output 1$$

Drawing symbol



Power Supply

Terminal 5:
$$V_p = +6V \pm 10\%$$
, $I_p = 3.5-4 \text{ mA}^{-1}$) Nominal value 7: $V_N = -6V \pm 10\%$, $-I_N = 4-12 \text{ mA}^{-1}$) of the current

INPUT DATA

Input Signal Requirements 2)

Input level "negative low"

Current
$$-I_{W} = \text{max. } 0.07 \,\text{mA}^{-1} \text{) (unit unloaded)}$$

 $I_{W} = \text{max. } 0.12 \,\text{mA}^{-1} \text{) (-I_{O}} \text{ at maximum value)}$

Input level "negative high"

Current
$$-I_W = min. 0.3 \text{ mA}^{-1}$$

The unit can be driven from an N1 gate 3) or from an N1-P1 gate 3) sequence.

Limiting Values

Voltage
$$-V_{W} = \max_{\bullet} -V_{N}$$
$$V_{W} = \max_{\bullet} 10V$$

Input Impedance

Equivalent to a capacitance of approx. 50 pF

OUTPUT DATA

Output Signal Characteristics 2)

These data apply to the EF2 driven from an N1 gate 3) or from an N1-P1 gate 3) sequence.

 $^{^{}m l}$) The sign is positive when the current flows towards the circuit

²) These data are derived from the most adverse working condition for a combination of units, namely to supply voltages $V_N = -5.4 V$ and $V_p = +6.6 V$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

³⁾ The standard N1 gate is incorporated in the gate units 2.3N1 and 2.2N1, the standard P1 gate is incorporated in the units 2.3P1 and 2.2P1.

EF2 driven from N1 gate 3

Gate input level "negative low"

Load current
$$-I_{\Omega} = \text{max. } 0.07 \,\text{mA}^{-1}) \text{ at } V_{\Omega} = 0.2 \text{V}$$

Gate input level "negative high"

Load current
$$I_Q = \text{max.} \quad 2.9 \,\text{mA} \quad ^1) \text{ at } -V_Q = 0.5 \,\text{V}$$
 $I_R = \text{max.} \quad 1.9 \,\text{mA} \quad ^1) \text{ at } -V_R = 0.5 \,\text{V}$

EF2 driven from N1-P1 gate 3) sequence

Gate input level "negative low"

Load current
$$-I_Q = \text{max. } 0.12 \,\text{mA}^{-1}$$
) at $V_Q = 0.2 \,\text{V}$

Gate input level "negative high"

Load current
$$I_Q = max. 0.95 \text{ mA} \stackrel{1}{\text{o}} \text{ at-V}_Q = 0.4 \text{ V}$$
 $I_R = max. 0.5 \text{ mA} \stackrel{1}{\text{o}} \text{ at-V}_R = 0.35 \text{ V}$

Switching and Delay Times (for orientation only)

These data apply to the EF2 driven from an N1-P1 gate 3) sequence, the EF2 is driving a grounded emitter OC 47 stage from its Q output terminal, the data are given for two values of the OC 47 collector current.

A square wave input signal with an amplitude of min.-0.7 $\!V_{\!N}$ is applied to the gate input terminal.

Collector current OC 47 = 6 m A = 20 m A

Rise delay
$$t_{rd} = max. 0.3 \mu s$$
 $max. 0.6 \mu s$

Rise time $t_r = max. 0.3 \mu s$ $max. 1.5 \mu s$

Fall delay $t_{fd} = max. 2 \mu s$ $max. 3.5 \mu s$

Fall time $t_r = max. 0.5 \mu s$ $max. 1.2 \mu s$

¹⁾ See note 1 on previous page

²⁾ See note 2 on previous page

³⁾ See note 3 on previous page



DUAL INVERTER AMPLIFIER


Colour: yellow

The unit 2.1A2 contains two identical inverter amplifier circuits, that constitute an inverting function with an appreciable power amplification between input and output. The unit has especially been designed to amplify the weak output signals originating from a diode gate circuit, whilst it can also be used as a driver for power stages. The transistors used, are medium-speed switching types.

Pulse repetition frequency range:

Ambient temperature range:

Weight:



Drawing symbol

CIRCUIT DATA

Terminal

 $1 = Q_2 = \text{output } 2$

 $2 = Q_1 = output 1$

 $3 = W_2 = input 2$

 $4 = W_1 = input 1$


 $5 = N_A = \text{supply } -6 \text{ V } (2)^{-1})$

 $6 = N_3 = \text{supply } -6 \lor (1) \stackrel{1}{1} \lor 1$ $7 = N_2 = \text{supply } -6 \lor (2) \stackrel{1}{1} \lor 1$

 $8 = N_1 = \text{supply -6V (1)}^1$

9 = P = supply + 6V

10 = E = common supply 0 V



⁾ Use dependent on application

Power Supply

Terminal 5:
$$V_{N4} = -6V \pm 10\%, -I_{N4} = 0-4 \text{ mA} = \frac{1}{1}$$

6: $V_{N3} = -6V \pm 10\%, -I_{N3} = 0-4 \text{ mA} = \frac{1}{1}$
7: $V_{N2} = -6V \pm 10\%, -I_{N2} = 0-2 \text{ mA} = \frac{1}{1}$
8: $V_{N1} = -6V \pm 10\%, -I_{N1} = 0-2 \text{ mA} = \frac{1}{1}$
9: $V_{P} = +6V \pm 10\%, I_{P} = 0.2 \text{ mA} = \frac{1}{1}$
10: $V_{r} = 0V \text{ common}$

INPUT DATA

Input Signal Requirements 2)

<u>Application 1</u> (use as gate amplifier): IA2 driven by a standard negative (N1) gate 3), or standard negative (N1) gate followed by a standard positive (P1) gate 3) circuit.

In the latter case the P supply terminal of the P1 gate is left floating.

Transistor conducting (output level "negative low")

Current
$$-I_W = \min. \ 0.3 \text{ mA}^2) \left(-V_W = \min. \ 1V\right)$$

Transistor non-conducting (output level "negative high")

Voltage
$$-V_W = max. 0.2 V$$

Application 2 (use as power amplifier): IA2 driven by a grounded emitter stage with a collector resistance of $1\,k\Omega$ connected to the -6V supply terminal. This driving stage can be a standard IA1 circuit (incorporated in the units EF1/IA1 and 2.IA1) or another IA2 circuit with both corresponding -6V supply terminals connected to the negative supply line. In both cases the collector (Q terminal) of the driving stage is connected directly to the W terminal of the IA2.

 $^{^{}m l}$) The sign is positive when the current flows towards the circuit.

²) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_N = -5.4V$ and $V_P = \pm 6.6V$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

³⁾ The standard N1 gate is incorporated in the gate units 2.3N1 and 2.2N1, the standard P1 gate is incorporated in the units 2.3P1 and 2.2P1.

Transistor conducting (output level "negative low")

$$-I_{W} = min. 3.7 \, mA^{-1}) (-V_{W} = max. 1.3 \, V)$$

Transistor non-conducting (output level "negative high")

$$-V_{NV} = max. 0.2V$$

Limiting Values

$$V_{\text{N}} = \text{max.} \quad 10 \text{ V}$$

$$V_W = max. 10 V$$

- $I_W = max. 10 mA^{-1}$)

OUTPUT DATA

Output Signal Characteristics 2)

Application 1 (see above)

Transistor conducting (output level "negative low")

Voltage

$$-V_{Q} = max$$
. 0.2V

Load current

$$-1_Q = \max. 5.5 \text{ mA} \cdot \binom{1}{3} = \max. 3.6 \text{ mA} \cdot \binom{1}{3} + \binom{4}{3}$$

$$= max. 3.6 mA))$$

= $max. 0.07 mA) 5$

Transistor non-conducting (output level "negative high")

Voltage

Load current

$$-V_Q = min. -0.7V_N$$
 $I_Q = max. 0 mA 1 3$

$$= max. 0.5 mA^{-1})^{4}$$

$$= max. 1.5 mA^{-1})^{-5}$$

1) See note 1) on previous page

2) See note 2) on previous page

3) With all N terminals floating

 $\stackrel{4^{'}}{}$) With terminals N1 or N2 connected to the –6V supply

 5) With terminals N1 and N3 or N2 and N4 connected to the **-**6V supply

Application 2 (see above)

Transistor conducting (output level "negative low")

Voltage
$$-V_Q = \max. 0.2V = \max. 0.25V = \max. 0.3V$$

Load current $-I_Q = \max. 31 \, \text{mA} \, \frac{1}{3}) = \max. 41 \, \text{mA} \, \frac{1}{3}) = \max. 70 \, \text{mA} \, \frac{1}{3}) = \max. 25 \, \text{mA} \, \frac{1}{3}) = \max. 35 \, \text{mA} \, \frac{1}{3}) = \max. 64 \, \text{mA} \, \frac{1}{3}$

Transistor non-conducting (output level "negative high")

Voltage
$$-V_Q = min.-0.7V_N$$

Load current $I_Q = 0 \text{ mA} \binom{1}{3}$
 $= max. 1.5 \text{ mA} \binom{1}{5}$

Output Impedance

Equivalent to a resistance of approx.

$$R_i = 50 \Omega$$
 for positive-going output voltage $R_i = 1000 \Omega$ for negative-going output voltage 5)


Switching and Delay Times (for orientation only)

A square wave signal with an amplitude of min. $-0.7\,\mathrm{V_N}$ is fed via a standard negative (N1) gate 2) followed by a standard positive (P1) gate 2), to the W1 (W2) input terminal of the IA2.

Unit Unloaded

Rise delay
$$t_{rd} = max. 0.5 \, \mu s$$

Rise time $t_r = max. 2.2 \, \mu s$
Fall delay $t_{fd} = max. 1.2 \, \mu s$
Fall time $t_f = max. 2.5 \, \mu s$



²⁾ See note 3 on page A104

^{1,3,5)} See corresponding notes on previous page

PULSE SHAPER

Colour: green

The unit PS1 contains a transistor squaring-amplifier followed by an inverter circuit. The transistors are medium-speed switching types.

A d.c. input signal of a magnitude exceeding the input tripping level of the unit, is re-shaped and inverted into the standard d.c. level at the output. The output voltage transients are very short and can be used for driving other circuit blocks, multivibrator circuits included.

Pulse repetition frequency range:

Ambient temperature range:

Weight:

-20 to +60 °C 4 PS₁

approx. 20 g

CIRCUIT DATA

Drawing symbol

Terminal

$$1 = Q = output$$

2 = internally connected

3 = internally connected

$$4 = P = supply +6V$$

$$5 = W = input$$


6 = internally not connected

$$7 = E = common supply 0V$$

8 = internally not connected

9 = internally connected

$$10 = N = supply -6V$$



Power Supply

Terminal 4:
$$V_{p} = +6V \pm 10\%, I_{p} = 0.48 \text{ mA}^{-1})$$
 Nominal 7: $V_{E} = 0V \text{ common}$ value of the 10: $V_{N} = -6V \pm 10\%, I_{N} = 3.3-6.2 \text{ mA}^{-1})$ current

 $^{^{}m l}$) The sign is positive when the current flows towards the circuit.

INPUT DATA

Input Signal Requirements 2)

A d.c. voltage level is applied to terminal W.

Transistor T₃ conducting (output level "negative low")

Voltage
$$-V_W = \min. -0.4 V_N$$

Current $-I_W = \min. 0.1 \text{ mA}$ 1)
limiting value $= \max. 10 \text{ mA}$ 1)

Transistor T₂ non-conducting (output level "negative high")

Voltage
$$-V_W = max$$
. 1 V limiting value $V_W = max$. 10 V Current $I_W = min$. 0.07 mA 1)

Hysteresis (difference between on and off tripping level)

Voltage
$$\Delta V_W = min. 0.2V$$

Input Impedance

Equivalent to a capacitance of approx. 330 pF

OUTPUT DATA

Output Signal Characteristics 2)

Transistor T_3 conducting (output level "negative low")

Voltage
$$-V_Q = max$$
, 0.2V
Load current $-I_Q = max$, 1.2mA 1)

Transistor T₃ non-conducting (output level "negative high")

Voltage
$$-V_Q = min. -0.7 V_N$$

Load current $I_Q = max. 0.6 mA^{-1}$)

¹⁾ The sign is positive when the current flows towards the circuit.

These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_N = -5.4V$ and $V_P = +6.6V$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

Output Impedance


Equivalent to a resistance of approx.

 $R_i = 100 \Omega$ for positive-going output voltage

 $R_{:} = 2200 \Omega$ for negative-going output voltage

Switching and Delay Times (for orientation only)

A square wave input signal is assumed with an amplitude of min. $-0.7 \, V_N$.



Unit Unloaded

Rise delay $t_{rd} = max. 0.1 \mu s$

Rise time $t_r = max. 0.2 \mu s$

Fall delay $t_{r,l} = a$ function of driving current

Fall time $t_f = max. 0.2 \mu s$



PULSE SHAPER

Colour: green

This unit contains a Schmitt trigger followed by an inverter amplifier. An input signal of a magnitude exceeding the thresholds (tripping levels) of the unit, is re-shaped and inverted into the standard d.c. level at the output. The output voltage transients are short and suitable for driving other circuit blocks at their trigger inputs (A).

The terminals A, W, X_1 and X_2 are provided in order to be able to use the PS 2 for the following purposes:


- as a pulse shaper, driven by an external source
- as a relaxation oscillator
- as a crystal controlled oscillator
- as a pulse shaper, driven by circuit blocks of the 100 kHz or 1-Series.

In the last application the number of inputs can be increased by connecting diodes type AAY 21/OA 85/OA 95 to the externally interconnected terminals A and W. The maximum number of diodes is 10.

Pulse repetition frequency range : 0 to 100 kHz

Ambient temperature range : $-20 \text{ to } +60 \text{ }^{\circ}\text{C}$

Weight : approx. 20 g



drawing symbol

CIRCUIT DATA

Terminal 1 = A = to be interconnected with terminal 2 for internal driving purposes

2 = W = input

3 = not connected

 $4 = X_1 = internally connected$

5 = E = common supply 0 V (interconnected with terminal 10)

6 = Q = output

 $7 = X_2 = internally connected$


8 = N = supply -6 V

9 = P = supply + 6 V

10 = E = common supply 0 V

April 1968 | A111





Power supply

Terminal 8 =
$$V_N$$
 = -6 V ±5 %, - I_N = 3.2 - 7.5 mA nominal value 9 = V_P = +6 V ±5 %, I_P = 0.19 mA of the current 10 = V_E = 0 V common

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely V_N = -5.7 V and V_P = +6.3 V.
- The temperatures -20 $^{\rm o}{\rm C}$ and +60 $^{\rm o}{\rm C},$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Unit driven by a non-standard circuit (external source)

Internal resistance (Ri) of the driving

circuit
$$R_i = \max. 12 \text{ k}\Omega \text{ (}T_{amb} = \min. \quad 0 \text{ °C)}$$


$$R_i = \text{max}$$
. 8 k Ω ($T_{amb} = \text{min}$. -20 °C)

Input voltage to be applied to terminal W:

ON threshold (transistor TR3 conducting)

OFF threshold (transistor TR3 non-conducting)

Hysteresis (difference between ON and OFF tripping levels)




The hysteresis is affected by the internal resistance (R_i) of the driving circuit (external source). The relation is given by the following formula:

(R $_i$ in $k\Omega$ and V in volt)

=

Unit driven by circuit blocks of the 1-Series



For this operation terminal A has to be connected to terminal W and the input voltage ${\rm V}_G$ has to be applied via a diode, type AAY 21/OA 85/OA 95. The maximum number of parallel diodes is 10.

Transistor TR3 conducting (output level "negative low")

Voltage
$$-V_{G} = \underset{\text{min.}}{\text{max.}} -V_{N}$$

Transistor TR3 non-conducting (output level "negative high")

OUTPUT DATA

Transistor TR₃ conducting (output level "negative low")

Voltage
$$-V_{O} = \max_{n=1}^{\infty} 0.2 \text{ V}$$


Available direct current
$$-I_{QD} = max$$
. 20 mA

averaged over
$$0.4 \mu s$$
 averaged over $0.7 \mu s$ = max. 8 mA = max. 13.7 mA

Transistor TR3 non-conducting (output level "negative high")

Switching and delay times (when unit is used in combination with 1-Series circuit blocks)

A square wave input signal is assumed with an amplitude of min. $-0.7~V_N$



Unit fully loaded

Rise delay

Fall delay

Fall time

 $t_{rd} = max. 0.7 \mu s$

 $t_{fd} = max. 1.2 \mu s$

 $t_f = max. 0.7 \mu s$

Note

- If for a particular application a capacitor is required between terminal W (2) and earth, use should be made of terminal 5 in order to avoid noise on the common earth point which could disturb the proper operation of the unit.



POSITIVE RESET UNIT

Colour: blue

This unit is intended for resetting purposes of flip-flops FF 1, FF 2, FF 3 and FF 4. When a "negative low" level is applied to the input terminal (W), the unit produces a positive reset signal at its output terminal (Q). The time, that the reset level will be present, is determined by the driving circuit.

In general a reset time of maximum 2 μs per flip-flop is required when a chain of flip-flops is to be reset.

Up to 15 flip-flops can be reset without external interconnections. By interconnecting the terminals A and P the maximum number of flip-flops that can be reset is 30; by interconnecting the terminals B and P maximum 40 flip-flops can be reset simultaneously.


To reset a flip-flop the output terminal (Q) of the PR1 has to be connected to an input terminal (W) of a flip-flop via a diode OA 85 or OA 95 (anode to Q).

Ambient-temperature range

 $-20 \text{ to } +60 \text{ }^{\circ}\text{C}$

Weight

approx. 20 g



Drawing symbol

CIRCUIT DATA

Terminal 1 = not connected

2 = W = input

3 = A = to be interconnected with terminal 4 for resetting maximum 30 flip-flops

4 = P = supply + 6 V (internally connected to terminal 9)

5 = B = to be interconnected with terminal 4 for resetting maximum 40 flip-flops

6 = O = output


7 = not connected

8 = N = supply -6 V

9 = P = supply + 6 V

10 = E = common supply 0 V





Power supply

Voltages

Terminal 8: $V_N = -6 V \pm 5\%$

 $9: V_P = +6 V \pm 5\%$

 $10: V_E = 0 V \text{ common}$

Currents (at nominal voltage)

I	N

-3.5 mA


W-input at "1" level W-input at "0" level

-7.5 mA

 I_{P}

1.1 mA

see diagram on next page.



Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely V_N = -5.7 V and V_P = +6.3 V.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input signal (W-terminal)

A "negative low" level applied to the input terminal (W) produces a positive reset signal at the output terminal (Q).

Transistor TR2 conducting (reset condition)

T. 1.		iin. U	
Voltage	$-V_{W} = m$	ax. 0.2	V

limiting value
$$V_W = max. 6.5 V$$

averaged over 0.7
$$\mu$$
s I_{WT} = min. 0.08 mA

Transistor TR2 non-conducting

 $V_O = min. 1.0 V$

OUTPUT DATA

Transistor TR2 conducting (reset condition)

Voltage

Available direct current I_{OD} = min. 15 mA

A and P interconnected = min. 30 mA

B and P interconnected = min. 40 mA

Transistor TR2 non-conducting

Voltage $-V_{Q} = \underset{max.}{\text{min. 0.5 V}} V_{N}$



ONE-SHOT MULTIVIBRATOR

Colour: green

The unit OS1 contains a transistor monostable multivibrator circuit. The transistors are medium-speed switching types.

When a positive-going voltage step is applied to terminal A_2 the circuit generates a pulse on the Q-terminals. The length of the output pulse is determined by the value of the external capacitance C between the terminals 4 and 10.

Pulse repetition frequency range:

Ambient temperature range:

Weight:

0-100 kHz -20 to +60 °C

CIRCUIT DATA

_ . .

Drawing symbol

$$1 = Q_2 = \text{output } 2$$

$$2 = A_2 = \text{a.c. input } 2$$

$$3 = W_2$$

$$4 = W_2$$


$$5 = N_2 = \text{supply } -6V$$

$$6 = E = \text{common supply } 0$$

$$7 = P = supply +6V$$

 $8 = N_1 = supply -6V$

$$10 = Q_1 = \text{output } 1$$



Power Supply

Terminal 6:
$$V_E = 0V$$

7: $V_P = +6V \pm 10\%$, $I_P = 0.15 \text{ mA}^{-1}$) Nominal value
8: $V_N = -6V \pm 10\%$, $-I_N = 6-7 \text{ mA}^{-1}$) of the current


 $[\]overline{\ \ \ }$) The sign is positive when the current flows towards the circuit.

INPUT DATA

Input Signal Requirements 2)

AC Input signal (A2 terminal)

A positive-going voltage step is applied to terminal A_2 . This voltage step drives the transistor T_2 into the non-conducting state.



DC Input signal (W terminals)

The W terminals are normally not used.

Input Impedance

Equivalent to a capacitance of approx. 500 pF (A2 terminal)

OUTPUT DATA

Output Signal Characteristics 2)

Transistor conducting (output level "negative low")

Voltage
$$-V_{Q} = \max. \quad 0.2V$$
Load current
$$-I_{Q1} = \max. \quad 2.2 \text{ mA}^{1})$$

$$-I_{Q2} = \max. \quad 0.5 \text{ mA}^{1})$$

Transistor non-conducting (output level "negative "high")

Voltage
$$-V_{Q} = \min. \quad -0.7 V_{N}$$
Load current
$$I_{Q} = \max. \quad 1.5 \text{ mA} \quad 1$$

$$I_{Q} = \max. \quad 0.7 \text{ mA} \quad 1$$

¹⁾ The sign is positive when the current flows towards the circuit

²) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_N = -5.4V$ and $V_P = +6.6V$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

Load currents of equal sign, up to the values given as maxima, can be drawn from the two output terminals simultaneously. In the case of simultaneous load currents of opposite sign, the maximum load currents given are not guaranteed.

Maximum Capacitive Load (2000 pF)

When the maximum capacitive and resistive loads are applied in parallel, the given maximum pulse repetition frequency is not guaranteed.

Output Impedance


Equivalent to a resistance of approx.

 $R_i = 50 \Omega$ for positive-going output voltage

 $R_i = 1000 \Omega$ for negative-going output voltage

Switching and Delay Times (for orientation only)

A square wave input signal (A $_2$ terminal) is assumed with an amplitude of min. –0.7 $\rm V_{N1}$.



Unit Unloaded

Output 1 (Q₁ terminal)

Rise delay t

 $t_{rd} = max. 0.8 \mu s$

Rise time $t_r = max. 0.3 \mu s$

Fall time t_f = dependent on the external capacitance between the terminals 4 and 10



Output 2 (Q₂ terminal)


Fall delay $t_{fd} = max. 0.2 \mu s$

Fall time $t_f = max. 1.8 \mu s$

Rise time $t_{r} = max$. 1 µs (without external capacitance)

Length of the output pulse

When the unit is unloaded, and without external capacitance $t = 1.5-4.0 \, \mu s$



In this diagram, the pulse length t has been plotted as a function of the external capacitance C between the terminals 4 and 10, at an ambient temperature of $25\,^{\circ}\text{C}$ and at supply voltages $V_N = -6\,\text{V}$ and $V_P = +6\,\text{V}$.

Note 1 In case an electrolytic capacitor is used for C, care should be taken that its + terminal is connected to terminal 4. The use of electrolytic capacitors should be avoided when close-tolerance pulse lengths are required.

According as the C value is higher, the sensitivity to disturbing signals (mainly on the supply line -6 V) increases. In this case a large external blocking capacitor may be required between the -6V supply and 0V common, to be mounted close to the unit.

Note 2 The length of the output pulse is affected by capacitively loading the Q₂ terminal. In general, it will be within 0 to 25% of the values given above.

Stability of Pulse Length

An increase in supply voltage $V_{\rm N}$ of 5% reduces the pulse length by less than 1%. Any variation of the supply voltage $V_{\rm P}$ has practically no influence. An increase in ambient temperature of 1 $^{\rm O}$ C reduces the pulse length by less than 0.5%.

A124 | April 1968

ONE-SHOT MULTIVIBRATOR

Colour: green


The unit OS2 contains a monostable multivibrator circuit equipped with medium-speed switching type transistors.

When a positive-going voltage step is applied to terminal A, the circuit generates a pulse at the Q-terminals.

The duration of the output pulse is determined by the value of:


- (a) the external capacitance parallel to C₁ between the terminals K and L (for pulses longer than the intrinsic value);
- (b) the external resistance between the terminals Q_1 and W (for pulses shorter than the intrinsic value).

Frequency range Permissible ambient temperature Weight 0 - 100 kHz -20 to +60 °C approx. 20 g



Drawing symbol

CIRCUIT DATA



Terminals

$1 = Q_1 = output 1$	6	= [_ =	for external capacitor
$2 = Q_2 = \text{output } 2$	7	= /	Δ =	trigger input

$$3 = W = d.c.$$
 input $8 = N = supply (-6 V)$

$$4 = K =$$
for external capacitor $9 = P =$ supply (+6 V)

$$5 = \text{not connected}$$
 $10 = E = \text{common of supply } (0 \text{ V})$

Power supply

$$8: V_{N} = -6 V \pm 5 \%,$$
 $-I_{N} = 8.8 \text{ mA}$
 $9: V_{P} = +6 V \pm 5 \%,$ $I_{P} = 0.4 \text{ mA}$ nominal value
 $10: V_{E} = 0 V \text{ common}$


Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 \text{ V}$ and $V_p = 6.3 \text{ V}$.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT REQUIREMENTS

<u>Trigger input signal</u> (A terminal)

A positive-going voltage pulse is applied to terminal A. The leading edge of this voltage pulse drives by means of the transistor T_1 the transistor T_2 into the conducting, and the transistor T_3 into the non-conducting state.



Voltage levels

$$V_{AM} = min. -0.7 \quad V_{N} = max. \quad -V_{N} = min. \quad 0 \quad V_{N} = max. \quad 0.2 \quad V_{N} = max. \quad$$

Required current during the transient							
averaged over: 0.4 µs	AT = min. 2.4	mA					
0.7 μs							
Required direct current 1)	$I_{AD} = min. 1.3$	mA					
Rise time							
without external capacitor	$t_r = max. 0.4$	μs					
with a capacitor of min. 200 pF between terminals K and L	t = max. 0.7	μs					
Duration of driving pulse	t ₁ = min. 1	μς					
Recovery time	t ₂ = min. 6	μ s 2)					
when the duration of the output pulse (t _o) exceeds 7.5 µs	t ₂ = min. 0.8	t _o ²)					
Input noise level	$V_n = max.$ 1	V peak to peak					
OUTPUT DATA							
Voltages and currents							
Transistor conducting	Output Q1	Output Q2					
Voltage	$-V_{Q} = max. 0.2 V$	max. 0.2 V					
Available direct current	$-I_{QD} = max.$ 18 m/s						
Available current during the transient							
averaged over: 0.4 μs	-I _{QT} = max. 19 m/	A max. 15 mA					
0.7 μs	= max. 25 m/						
Transistor non-conducting	Output Q	Output Q2					
Voltage	$-V_{Q} = min0.7 V$	N min0.7 V _N					
Available direct current	$I_{QD} = max. 0.7 m.$	A max. 0.25 mA					


¹⁾ This is the current flowing to the input of the OS2 during the input pulse after decay of the output pulse, if the duration of the input pulse is longer.



²) The recovery time t_2 is starting at the trailing edge of V_A when $t_1 \ge t_0$ and at the trailing edge of \bigvee_{Q2} when $\underset{o}{t} > t_1$

Switching and delay times

These data refer to an input signal as specified under "Input Data".



Unit unloaded	Output Q ₁	Output Q ₂
Rise delay	t_ = -	t _{rA} + max. 0.4 μs
Rise time	$t_r = max.$ 0.2 μs	max. 0.2 μs
Fall delay	$t_{fd} = t_{rA} + max. 0.5 \mu s$	-
Fall time	$t_f = max.$ 0.4 µs	max. 3 μs


Duration of the output pulse

Unit unloaded

With a capacitor between terminals K and L, at an ambient temperature of 25 o C and supply voltages V_{N} = -6 V and V_{P} = +6 V, see figure given below.

For larger capacitances log t is proportionate to log C.

1) minimum permissible value



Stability of pulse duration

A variation of the supply voltage $\rm V_N$ of 5 % varies the pulse duration by less than 1 % in the same direction.

The influence of a variation of the supply voltage Vp of 5 % is negligible.

An increase in ambient temperature by $1\,^{\rm O}{\rm C}$ gives a reduction of the pulse duration of less than 0.5 % and vice versa.

Note. In case an electrolytic capacitor is used for C ext care should be taken that its + terminal is connected to terminal 6.





PULSE DRIVER

Colour: green

The unit PD1 contains a monostable multivibrator with a built-in trigger gate. It is mainly intended as a clock source, delivering trigger pulses for a great number of flip-flops FF1, FF2, FF3, and FF4 or as a counter driver. The trigger gate can be controlled by a d.c. voltage level applied to terminal G. The number of condition inputs can be extended with the aid of external diodes OA85/OA95 at the extension input E.G.

When a positive-going voltage step is applied to terminal A, the unit generates a pulse at the output (Q)-terminal, provided the gate is open.


The duration of the output pulse can be increased by means of an external capacitor between the terminals K and L (for pulses longer than the intrinsic value, e.g. necessary when driving a FF4 or 2PL2).

For mounting in the chassis 4322 026 38240 a printed-wiring board PDA 1, catalogue number 4322 026 34710, is available. On this standard printed-wiring board up to four PD 1's can be mounted (see section "ACCESSORIES FOR CIRCUIT BLOCKS 100 kHz SERIES").


Frequency range : see INPUT DATA

Permissible ambient temperature : -20 to +60 °C

Weight : approx. 20 g



Drawing symbol





CIRCUIT DATA

Terminal
$$1 = A$$
 = trigger input $6 = L$ = for external capacitor $2 = G$ = gate input $7 = Q$ = output $8 = N$ = supply $-6 \lor Q$ = P = supply $+6 \lor Q$ = P = P = supply $+6 \lor Q$ = P = P = supply $+6 \lor Q$ = P = P = supply $+6 \lor Q$ = P =

Power supply

Terminal 8:
$$V_N = -6 \text{ V} \pm 5 \text{ %}$$
, $-1_N = 26 \text{ mA}$ (T_1 conducting) = 51 mA (T_2 conducting) 9: $V_P = +6 \text{ V} \pm 5 \text{ %}$, $I_P = 0.4 \text{ mA}$ 10: $V_E = 0 \text{ V}$ common

Notes


- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 \text{ V}$ and $V_p = 6.3 \text{ V}$.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input Signal Requirements

Trigger Input Signal (A terminal)

A positive-going voltage step is applied to input terminal A. This voltage step generates a pulse at the output Q if the gate has been opened by an appropriate gate input signal on terminal G.



Voltage

$$V_{AM} = min. -0.7 V_{N}$$

= max. - V_{N}
- $V_{o} = min. 0 V$
= max. 0.2 V

Required direct current

Required average current during

the transient

Rise time

Pulse duration

Recovery time

 $I_{\Delta D} = min. 1.7 \text{ mA}$

 $I_{AT} = min. 1.5 mA$

(practically independent of rise time)

= max. 0.7 μs

= min.

= min. μς

(without external capacitor)

= min. 11 µs (with $C_{FXT} = 1000 pF$ between terminals K and L)

Note

Type of diodes and maximum number to be connected in parallel at terminal K: 6 x OA85/OA95.

max. -

min. 0.5 mA

Input Impedance:

Equivalent to a capacitance of 500 pF.

Gate Input Signals (G-terminals)

A d.c. voltage level is applied to terminal G. A "negative low" voltage opens the gate.

Voltage

Gate open $-V_G = \min_{\text{max.}} 0 V$ min. - 0.7 VN

Required gate current

caused by negative transient of V_{Δ}

Required average current during the positive transient of Va

I___ = min. 1.2 mA

Gate Setting Times:

When the gate changes at random:

to open gate

 $= \min. 24$

 $I_{GD} = min. 1.75 \text{ mA}$

to close gate

min. 25 µs

Without external capacitor With an external

= min. $8.5 \mu s$

μs

75 µs

Gate closed

capacitor of 1000 pF between K and L

April 1968

to open gate

to close gate

When the gate level changes within 1 µs after the positive going edge of the trigger signal:

Without external $t_{gs} = min. 6 \mu s$ 0 capacitor

With external $t_{gs} = min. 11 \mu s$ 0 capacitor of 1000 pF

Notes

- The gate setting time is the time the gate (G)-signal shall be present in advance to open the gate for the trigger (A) -signal.
- The absolute maximum value of the external capacitor is 1000 pF.
- Type of diodes and maximum number to be connected in parallel at terminal EG: 6 × OA85/OA95.

W-terminal (base connection transistor T1):

between K and L

Transistor T₁ non-conducting:

Voltage

 $V_{W} = min. 0.2 V$ $V_{W} = max. 2.5 V$

limiting value

These voltages may be applied for max. 5 µs and a max.freq. of 100 kHz

Transistor T₁ conducting:

Current (limiting value)

 $-I_W = max. 2 mA$ (at $-V_W = max. 0.5 V$)

Up to max.6 output-Q terminals of pulse logic units 2.PL2 may be connected to the W-input terminal of the PD 1 each via a resistor of 560 Ω ± 5%.



Voltage

OUTPUT DATA

Voltages and Currents

Transistor conducting:

Voltage
$$-V_{O} = max. 0.2 V$$


Available direct current
$$-I_{QQ} = max. 65$$
 mA

Transistor non-conducting:

Switching and Delay Times:

These data are for orientation only and refer to an input signal as specified under INPUT DATA.

$$t_{rd} = t_{rA} + 0.2 \mu s$$
(fully loaded)



Unit max. loaded with:

20 x FF1 or FF2	
5 × FF3	
20 x FF3	
20 x FF4 (at 70 kHz)	

$$t_r + t_o$$
:

none none none $C_{\text{ext}} = 1000 \text{ pF} \pm 5\%$ (absolute max. value of C_{ext}).

The recovery time t_2 is starting at the trailing edge of V_A when $t_1 \ge t_0$ and at the trailing edge of V_Q when $t_0 \ge t_1$ (t_1 = duration of input pulse V_A).

The typical output pulse duration of an unloaded pulse driver PD 1, triggered via a PL 2 unit (at 70 kHz): $t_r + t_0 = 3.2 \,\mu s$.

April 1968 A135



POWER AMPLIFIER

The PA1 consists of an n-p-n/p-n-p transistor amplifier circuit, designed to be used as a power amplifier in the range of circuit blocks. The amplifier is non-inverting, and can be driven directly by the circuit blocks FF1,FF2,FF3, FF 4, GI 1, IA 1, IA 2 and OS 2


The output loadability is 600 mA at 60 V (abs. max. values). The built-in diode across the output terminals protects the output transistor against voltage transients which occur when the unit is driving an inductive load.

The circuit is mounted on an epoxy-paper printed-wiring board, the output transistor is provided with an aluminium heat sink.

Frequency range

Ambient temperature range: -20 to +60 °C

Weight



CIRCUIT DATA

Terminal:
$$1 = E$$
 = common supply 0 V

$$2 = P = supply +6 V$$

$$3 = N1 = supply -6 V$$

$$\frac{4 = N2}{5 = N2} = \text{supply abs. max. } 60V$$

$$5 = N2$$

$$6 = Q = output$$

 $7 = W = input$

Power Supply

Terminal: 1:
$$V_E = 0 V$$
 common

$$2: V_p = 6 V \pm 10 \%, I_p = max. 20 mA 1) 2)$$


3:
$$V_{N1} = -6 \text{ V} \pm 10 \text{ %}, -I_{N1} = \text{max.} 70 \text{ mA} (T_2 \text{ non-conducting})$$
4)
$$= \text{max.} 110 \text{ mA} (T_2 \text{ conducting})$$
5) $V_{N2} = \text{max.} 60 \text{ V}, -I_{N2} = \text{max.} 600 \text{ mA} 1) 2)$

4

 5 1 1 1 1 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 2 1 2 ${$

- 1) The sign is positive when the current flows towards the unit.
- 2) When $-V_{N2}$ is applied to the unit , care must be taken that Vp is present as well, otherwise transistor T2 may be damaged.

MECHANICAL CONSTRUCTION



The dimensions (approx. 71 mm \times 50 mm \times 27 mm) and terminal location can be seen from the figure given above. Since the aluminium heat sink is insulated from the circuit, no special measures need be taken as regards mounting of the unit.

In the mounting chassis 4322 026 38240 the PA 1 is to be mounted directly on a printed-wiring board. On such a standard printed-wiring board PAA 1 up to four PA 1's can be mounted, the next position in the chassis being left empty.

To ensure proper cooling of the unit, the PA 1 has to be mounted in such a way that a free flow of air through it is guaranteed.

INPUT DATA

Input Signal Requirements 2)

A d.c. voltage level is applied to terminal W.

Output-transistor conducting

Voltage
$$-V_{W} = \frac{\text{max. } 0.2 \text{ V}}{\text{min. } 0 \text{ V}}$$

Current
$$I_{\text{cur}} = \min_{\text{c}} 2.5 \text{ mA } 1)$$

Output-transistor non-conducting

Voltage
$$-V_{W} = min. 4.25 V$$

Current
$$-I_{W} = min. 0.1 mA 1)$$

OUTPUT DATA

Output Signal Characteristics 2)

Output transistor conducting


Voltage
$$-V_Q = max. 0.75 V$$

Load current
$$-I_Q = \max. 600 \text{ mA 1}$$

Output transistor non-conducting

Voltage
$$-V_Q = max$$
. 60 V (dependent on the value of V_{N2} which is abs. max. 60 V.)

Leakage current
$$-1_0 = max.14.5 \text{ mA}$$
 1)



- 1) The sign is positive when the current flows towards the unit.
- 2) These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_N = -5.4 \, \text{V}$ and $V_p = +6.6 \, \text{V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.



Switching and Delay Times (for orientation only)


A square wave input signal is applied with an amplitude of 4.25 V, a rise time of max.2.2 μs and a fall time of max.2.5 μs

Unit loaded with a resistor of 100Ω

Rise delay	†rd	=	max.	15 µs
Rise time	t r	=	max.	120 µs
fall delay	† _{fd}	=	max.	70 µs
fall time	† _f	=	max.	60 µs

Unit loaded with an inductive load

The unit is provided with a built-in diode to protect the output transistor against voltage transients which occur when an inductive load is switched. This protection is realised at the expense of a very long fall delay time of the current in this load. At supply voltages below 60 V, however, a wire jumper in series with this diode can be interchanged with a resistor to decrease this delay time. The maximum permissible value of this resistor is given in the figure below, with the current flowing through the load at the moment of switching-off as parameter.



DECADE COUNTER

The unit DC1 consists of four flip-flops type FF1 mounted on a printed wiring board, the flip-flops are connected as a counter.

The counter is provided with pulse feed-back to achieve that six of the sixteen possible positions are skipped. The flip-flops can be reset by means of a common positive signal.

The reset diodes D₁, D₂, D₃, D₄ and the feed-back network D₅, D₆, R_1 and C_1 are mounted on the printed wiring board.

The printed wiring board 4322 026 33620 is provided with plated-through holes, double sided printed wiring and double sided gold-plated contacts.

The mating connector type 2422 020 51491 is normally not supplied with the counter.

Pulse repetition frequency range

: 0 - 100 kHz


Ambient temperature range

: -20 to + 60 °C

Weight

: approx. 100 g

CIRCUIT DATA







Terminal:

Power Supply

Terminal 14:
$$V_{P2} = +6V \pm 10\%$$
, $I_{P2} = 0.6 \text{ mA}^{-1}$)
15: $V_{E} = 0V \text{ common}$
17: $V_{P1} = +6V \pm 10\%$, $I_{P1} = 0.6 \text{ mA}^{-1}$)
18: $V_{N} = -6V \pm 10\%$, $-I_{N1} = 28 \text{ mA}^{-1}$)

DIMENSIONS AND TERMINAL LOCATION





 1) The sign is positive when the current flows towards the circuit


=

INPUT DATA

Input Signal Requirements 2)

AC Input Signal (A terminal)

A positive-going voltage step is applied to terminal A. This voltage step advances the counter one position.



Voltage
$$V_{AM} = min. -0.66 V_{N}$$

= max. - V_{N}

Rise time $t_r = max. 0.4 \mu s$

Length of driving

pulse $t = min. 0.5 \mu s$

Input noise level = max. 1 V peak to peak

Reset Input Signal (V terminal)

For resetting the counter a positive d.c. voltage is applied to terminal V. This signal causes all Q_1 terminals to reach "negative high" and all Q_2 terminals to reach "negative low" level.

Input level during reset

Voltage
$$V_V = min.$$
 1 V

limiting value $= max.$ 10 V

Current $I_V = min.$ $4 mA^1$
 $(I_V = approx. 4.4 mA^1)$ at $V_V = 6 V$)

¹⁾ The sign is positive when the current flows towards the circuit

²) These data apply to the most adverse working condition for a combination of units, namely to supply voltages $V_N = -5.4V$ and $V_P = +6.6V$. Unless differently specified, all the voltage and current figures represent absolute maximum values.

Input level during counting

During counting terminal V should be left floating or be returned to a voltage level:

Voltage
$$-V_V = min. 0.4V$$

limiting value $= max. 30V$

Input Impedance

Equivalent to a capacitance of approx. 500 pF (A terminal)

OUTPUT DATA

These data apply to each individual flip-flop stage.

Output Signal Characteristics ²)

Transistor conducting (output level "negative low")

Voltage
$$-V_Q = max$$
. 0.2V
Load current $-I_Q = max$. 2.5 mA 1)

Transistor non-conducting (output level "negative high")

Voltage
$$-V_Q = min. -0.7 V_N$$

Load current $I_Q = max. 0.7 mA^{-1}$)

Load currents of equal sign, up to the values given as maxima, can be drawn from two corresponding output terminals simultaneously. In the case of simultaneous load currents of opposite sign, the maximum load currents given are not guaranteed.

Maximum Capacitive Load

 If loaded during positive as well as negative-going pulses (e.g. FF1, FF2, OS1):

500 pF for terminals
$$Q_{1D}$$
 and Q_{2D} together 1500 pF for terminals Q_{1A} and Q_{2A} together, Q_{1B} and Q_{2B} together, Q_{1C} and Q_{2C} together

- 1) See note 1 on previous page
- 2) See note 2 on previous page

Ξ


2.If loaded only during positive-going pulses (e.g. FF3, FF4, OS2):

500 pF for terminal Q
$$_{1D}$$

1500 pF for each terminal Q $_{2A}$, Q $_{2B}$, Q $_{2C}$
2000 pF for each terminal Q $_{1A}$, Q $_{1B}$, Q $_{1C}$, Q $_{2D}$

When the maximum capacitive and resistive loads are applied in parallel, the given maximum pulse repetition frequency is not guaranteed.

Output levels during counting



The output levels at the Q_2 terminals can be taken from the above figure. Note that when a Q_2 output is at "negative low" level the corresponding Q_1 terminal is at "negative high" level and vice-versa.

DUAL DECADE COUNTER

The unit 2.DCA 2 contains two identical decade counter units, mounted on a printed wiring board. Each counter consists of four flip-flops FF3, connected to operate in the 1-2-4-8 code. To achieve this operation, it is provided with a gate-diodewith the result that six of the sixteen possible positions are skipped. The flip-flops can be reset by means of a common positive signal.

The reset diodes D_1 up to D_8 inclusive and the gate-diodes D_9 and D_{10} are mounted on the printed wiring board as well.

The printed wiring board is provided with plated-through holes.and single-sided gold-plated contacts.


With the mating connector, 2422 020 52592, not supplied with the dual decade counter, the printed wiring board of standard dimensions (121.8 mm \times x 180.3 mm \times 1.6 mm) can be used directly in the standard mounting chassis, catalog number 4322 026 38240.

The fixation of the circuit blocks FF3 to the p.w. board is secured by means of locking tags, catalog number 4322 026 33690.

Pulse repetition frequency range: 0 - 100 kHz

Ambient temperature range: -20 to +60 °C

Weight: approx. 210 g



Terminal

13 = Q _{1G} = output 1 flip-flop G
$14 = Q_{1H} = \text{output i flip-flop H}$
$15 = Q_{2H} = \text{output 2 flip-flop H}$
16 = Q _{2G} = output 2 flip-flop G
17 = Q _{2F} = output 2 flip-flop F
18 = Q _{2E} = output 2 flip-flop E
$19 = A_2 = a.c.$ input counter 2
$20 = V_2$ = reset input counter 2
21 = N = common negative supply
22 = P = common positive supply
23 = E = common supply $0V$ +6V

Power Supply


Terminal 21:	$V_N = -6V \pm 5\%, -I_N = 70 \text{ mA}$	Nominal value of the
22:	$V_N = -6V \pm 5\%, -I_N = 70 \text{ mA}$ $V_P = +6V \pm 5\%, I_P = 4.8 \text{ mA}$	current
	$V_{F} = 0 V$,

Notes:

- When a current is flowing towards the unit, the positive sign is used
- The data given apply to the most adverse supply voltages for a combination of units, namely

 $V_N = -5.7 \, \text{V}$ and $V_P = +6.3 \, \text{V}$ The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.

Dimensions and Terminal Location




INPUT DATA

Input Signal Requirements

Trigger Input Signal (A1 and/or A2 terminals)

A positive-going voltage step is applied to terminal A. This voltage step advances the counter one position.



peak to peak

Voltage	∨ _{AM}	= min0.7 V _N
		= max VN
	- V ₀	= min. 0V
		= max. 0.2V
Required direct current	I _{A1D} (I _{A2D}) = min. 1.75 mA
Required current during the transient averaged over 0.4 µs	L. 1. (L. 0.) = min. 6 mA
	'ATT V'AZT	
0.7 μs		= min. 4.5 mA
Rise time	tr	$= max. 0.7 \mu s$
Pulse duration	† ₁	= min. 1 µs
	[†] 2	= min. 8 µs
Input noise level	V_n	= max. 1V

Reset Input Signal (V₁ and/or V₂ terminals)

For resetting the counter a positive d.c.voltage is applied to terminal V. This signal causes all Q_1 -terminals to reach a "negative-high" and all Q_2 -terminals to reach a "negative-low" level.

Input level during reset

During counting it is recommended that terminal \vee_1 and/or \vee_2 are connected to a voltage level.

Voltage
$$-V_{v1}(-V_{v2}) = \min_{0.4 \text{ V}} 0.4 \text{ V}$$

= max. 15 V
Current $-I_{v1}(-I_{v2}) = \min_{0.12 \text{ mA}} (\text{at } -V_{v1}(-V_{v2}) = 0.4 \text{ V})$

OUTPUT DATA

These data apply to the various flip-flop stages.

Output Signal Characteristics

Transistor non-conducting

Voltage:

 $-V_{O} = min. -0.7 V_{N}$

Available direct current

 $I_{OD} = max. 0.7 mA$

Transistor conducting


Voltage $-V_Q = \max_{min.} 0.2V$

		output Q1		output Q2			
		Flip-Flop	Flip-Flop	Flip-Flop	Flip-Flop	Flip-Flop	Flip-Flop
		A-B-C	D-H	A - E	B-F	C - G	D-H
		E-F-G-					
max. available current	averaged over 0.4 µs	11 mA	11 mA	4 mA	5 mA	6 mA	11 mA
during transient -1QT	averaged over 0.7 µs	14 mA	14 mA	9mA	9.5mA	10 mA	14mA
maximum available direct current -IQD		6mA	5.1 mA	3.4mA	4.25 mA	5.1 mA	6mA

Maximum Speed:

For all loads within the limits mentioned above, also applied simultaneously, the maximum counting speed of 100 kHz is guaranteed.

Output levels during counting



The output levels at the Q_2 -terminals are shown in the figure above. Note that when a Q_2 output is at "negative-low" level the corresponding Q_1 output is at "negative-high" level and vice versa.

After 10 positive-going voltage steps at the input terminal A_1 (A_2), the output terminal Q_2 (Q_2 H) delivers one positive-going voltage step, whilst the decade counter has resumed its initial position, namely all Q_2 -terminals being at 0V level.



				,		

REVERSIBLE COUNTER

The unit BCA 1 consists of five flip-flops FF4 and five dual pulse logic's 2.PL2, mounted on a printed-wiring board, interconnected to operate as a bi-directional shift register. A bi-directional decade counter can be realised by interconnecting the gate (G)-terminals of the first flip-flop with the output (Q)-terminals of the fifth flip-flop and the gate (G)-terminals of the fifth dual pulse logic with the output (Q)-terminals of the first flip-flop. These interconnections have to be made externally in such a way that the Q1- respectively Q2-terminal has to be connected with the corresponding G1- respectively G2-terminal.

The flip-flops can be reset by means of a common positive signal. The five reset diodes D₁ up to D₅ inclusive are mounted on the printed-wiring board as well. The printed-wiring board is provided with plated through holes and single sided gold plated contacts.

With the mating connector catalog number 2422 020 52592, not supplied with the reversible counter, this printed-wiring board of standard dimensions (121.8 mm \times 180.3 mm \times 1.6 mm) can be used directly in the standard mounting chassis catalog number 4322 026 38240. The fixation of the circuit blocks FF4 and 2.PL2 is secured by means of locking tags catalog number 4322 026 33690.

Pulse repetition frequency range: 0 - 70 kHz


Ambient temperature range: -20 to +60 °C

Weight: approx. 250 g



April 1969 A153





Power Supply

Terminal 21: $V_N = -6V \pm 5\%$, $-I_N = 55 \text{ mA}$ (Nominal value of the

22: $V_p = +6V \pm 5\%$, $I_p = 3 \text{ mA}$ current

23: $V_F = 0 V$


Notes

- When a current is flowing towards the unit, the positive sign is used
- The data given apply to the most adverse supply voltages for a combination of units, namely

$$V_N = -5.7 V$$
 and $V_P = +6.3 V$

- The temperatures -20 °C and +60 °C and the tolerances on the supply voltages are absolute limiting values

Dimensions and terminal location



INPUT DATA

Input Signal Requirements


Trigger Input Signal (A₁ or A₂ terminal)

A positive-going voltage step is applied to terminal A. When this voltage step is applied to terminal A_1 the counter advances one position, when it is applied to terminal A_2 the counter reverses one position.

April 1968

Voltage
$$V_{AM} = min. -0.7 V_{N}$$

 $= max. - V_{N}$
 $-V_{0} = min. 0V$
 $= max. 0.2 V$



Required direct current

$$I_{A1D}(I_{A2D}) = min. 8.8 mA$$

Required current during the transient:

$$I_{A1T}(I_{A2T}) = min.$$
 30 mA

Rise time

$$t_r = max$$
. 0.7 μs
 $t_1 = min$. 3 μs

$$t_1 = min.$$
 3 µs $t_2 = min.$ 11 µs

$$V_n = max.$$
 1V $p-p$

Gate Input Signal (G₁ and G₂ or G₃ and G₄ terminals)

Ad.c. voltage level is applied to these G-terminals

	gate ope	gate closed		
Voltage	$-V_G = min.$	٥٧	min.	\vee_{AM}
	= max.	0.2V	max.	-V _N

Required gate current caused by negative transient of $V_{\mbox{AM}}$

$$I_{GD} = min. 1.75 \, mA \, min. 1.2 \, mA$$

Required average current during the positive transient of VG

$$I_{GT} = min. 1.6 mA$$

Gate setting time

when the gate input level changes at random

$$t_{GS} = min.$$
 17 µs min. 25 µs

when the gate input level changes within 2 µs after the positive going edge of the trigger signal

Notes

- The latter applies to the shift register configuration so that the max. shift frequency is approximately 70 kHz
- During triggering the Glevels'should not be at zero voltage level simultaneously
- The gate setting time is the required waiting time between the last G level change and the positive-going edge of the trigger pulse

Reset Input Signal (V-terminal)

For resetting the counter a positive d.c. voltage is applied to terminal V. This signal causes all Q_1 -terminals to reach a "negative high" and all Q_2 -terminals to reach a "negative low" level.

Input Level during Reset

$$V_{v} = min.$$
 1V
= max. 10V

$$I_v = min.$$
 4.5 mA

During shifting it is recommended that terminal V is connected to a voltage level:

$$-V_{\rm v} = \min_{\rm v} 0.4 \rm V$$

$$-1_{V} = min. \ 0.15 \text{ mA}$$

 $(at-V_{V} = 0.4 \text{ V})$

OUTPUT DATA

These data apply to the various flip-flop stages:

Output Signal Characteristics

Transistor non-conducting

$$-V_{Q} = min. -0.7 V_{N}$$

$$I_{QD} = max. 0.7 mA$$

Transistor conducting

$$-V_{Q} = \max_{min} 0.2 \text{ V}$$


			flops C-D	fl	ip-flops A-E
available current during the transient –IQT	averaged over 0.4 µs	max.	8 mA	max.	9.4 mA
	averaged over 0.7 µs	max.	11 mA	max.	12.4mA
available direct	current -I _{QD}	max.3	.75 mA	max.	4.25 mA

These current data apply to the unit, operating as a bi-directional shift register. When the unit is interconnected to form a bi-directional decade counter the lowest current values of $-I_{OT}$ and $-I_{OD}$ are valid for all flip-flops.




Output levels during counting, when the unit is externally interconnected to form a bi-directional decade counter. To this end terminals 2 and 5, 3 and 4, 12 and 15, 13 and 14 have to be connected.

The output levels at the Q-terminals can be taken from the figure below.



Note that after 10 positive-going voltage steps at the input terminal A₁ (A₂), the output terminal Q_{2E} (Q_{2A}) delivers one positive-going voltage step, whilst the decade counter has retaken its initial position, namely all Q₂-terminals being at 0V level.

DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-6

This assembly contains one decade counter together with the decoding and driving circuits for the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080, mounted on a printed-wiring board.

The counter consists of four flip-flops FF 3 (catalog number 2722 001 00021), connected to operate in the 1-2-4-8 code. The flip-flops can be reset by means of a common positive signal; the reset diodes D_1 up to and including D_4 are mounted on the printed-wiring board as well.

The printed-wiring board, provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material.


With the mating connector, catalog number 2422 020 52591, (not supplied with the DCA3), this printed-wiring board of standard dimensions (121.8 mm x 180.3 mm x 1.6 mm), can be used directly in the standard mounting chassis (catalog number $4322\ 026\ 38240$).

The circuit blocks FF 3 are secured to the printed-wiring board by means of locking tags (catalog number 4322 026 33690).

Pulse repetition frequency range: 0 - 100 kHzAmbient-temperature range: $-20 \text{ to} + 60 \text{ }^{\circ}\text{C}$ Weight: approx. 150 g

April 1969 | A159

CIRCUIT DATA



Terminals		1a	components	side	23a
1 = 1	not connected	1			23
2 = i	nternal connection				
3 = r	not connected				
4 = i	nternal connection				
5 = 1	not connected				
	not connected				
	not connected				
	not connected				
	output 1 flip-flop A				
	output 2 flip-flop B				
	not connected				
	output 1 flip-flop C				
	output 1 flip-flop D				
-10	output 2 flip-flop D				
	output 2 flip-flop A				
	W ₂ of flip-flop B				
*	W ₂ of flip-flop A				
	W ₁ of flip-flop D				
	W ₁ of flip-flop C				
	not connected				
	common negative supp	lv -6 V			
	common positive supp				
	common supply 0 V	., , , ,			
1a = Q9 =	digit number 9				
$2a = Q_8 =$	digit number 8				
3a = Q7 =	digit number 7				
$4a = Q_6 =$	digit number 6				
5a = Q5 =	digit number 5				
6a = Q ₄ =	digit number 4				
7a = Q ₃ =	digit number 3				
$8a = Q_2 =$	digit number 2				
$9a = Q_1 =$	digit number l				
$10a = Q_0 =$	digit number 0				
$11a = \overline{B} = Q_{1B}$	= output 1 flip-flop B				
12a =	not connected				
13a =	not connected				
$14a = C = Q_{2C}$	= output 2 flip-flop C				
$15a = W_6 =$	W ₂ of flip-flop C				
16a = W8 =	W_2 of flip-flop D				
$17a = W_3 =$	W_1 of flip-flop B				
$18a = W_1 =$	W ₁ of flip-flop A				
$19a = A_1 =$	a.c. input counter				
$20a = V_1 =$	reset input counter				
21a =	not connected				
22a =	not connected				
23a = E =	common supply 0 V				
	•				

Power supply

Terminal 21 : V_N = -6 V ± 5 %, - I_N = 42 mA nominal value 22 : V_P = +6 V ± 5 %, I_P = 8.8 mA of the current 23 = 23A : V_E = 0 V

Notes


- The data given apply to the most adverse supply voltages for a combination of units, namely V_N = -5.7 V and V_P = +5.7 V.
- The temperatures $-20\,^{\rm o}{\rm C}$ and $+60\,^{\rm o}{\rm C}$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input signal requirements

Trigger input signal (terminal A₁)

A positive-going voltage step is applied to terminal $\mathrm{A}_1.$ This voltage step advances the counter one position.



Voltage	v_{AM}	=	min. max.	-0.7 -	${v_N} \\ {v_N}$
	-v ₀	=	min. max.	0 0.2	V V
Required direct current	I_{A_1D}	=	min.	1.75	mA
Required current during the transient averaged over $0.4\mu s$ over $0.7\mu s$	I_{A_1T}	=	min.	6 4.5	mA mA
Rise time	tr	=	max.	0.7	μs
Pulse duration			min.		
	t_2	=	min.	8	μs

Reset input signal (terminal V1)

For resetting the counter a positive d.c. voltage is applied to terminal V_1 . This signal causes all terminals Q_1 to reach a "negative high" and all terminals Q_2 to reach a "negative low" level.

Input level during reset

During counting it is recommended that terminal V_{1} is connected to a voltage level.

Current $-I_{V_1} = \min. 0.12 \text{ mA (at } -V_{V_1} = 0.4 \text{ V)}$

D.C. input (terminals W)

A d.c. voltage level is applied to terminals W_1 up to and including W_8 . A positive voltage drives the corresponding transistor into the non-conducting state and a negative voltage drives the transistor into the conducting state.

Transistor conducting

Current = \min 0.6 mA(-V_W = max.0.4 V) = \max 15 mA

Transistor non-conducting

 $Voltage \qquad VW = \begin{array}{c} = \text{ min.} & 0.2 \text{ V} \\ = \text{ max.} & 10 \text{ V} \end{array}$ Current $I_W = \text{ min.} & 0.9 \text{ mA}$

OUTPUT DATA

Decade counter section

The outputs of the counter (A, \overline{A} , B, \overline{B} , etc.) may furthermore be loaded with two gate invertors GI or two negative AND-gates. Output D of the last flip-flop is then still capable to drive a next decade.

A, B, C and D are the outputs of the flip-flops which are at 0 V level, when the decade is set on digit number θ .

Output transistor conducting

Voltage
$$-V_{Q} = \frac{\min. \quad 0 \text{ V}}{\max. \quad 0.2 \text{ V}}$$

Available direct current (in mA)
$$-I_{QD} = \frac{A}{3.4} \begin{bmatrix} \overline{A} & B & \overline{B} & C & \overline{C} & D & \overline{D} \\ \hline Available transient current averaged over 0.7 μ s (in mA) $-I_{OT} = 9 \begin{bmatrix} 14 & 8.4 \end{bmatrix} \begin{bmatrix} 12.9 & 8.9 \end{bmatrix} \begin{bmatrix} 12.9 & 14 \end{bmatrix} \begin{bmatrix} 14 \end{bmatrix} \begin{bmatrix} 14 \end{bmatrix}$$$

Output transistor non-conducting

Available direct current (in mA) $I_{OD} = 0.1 \ 0.13 \ 0.1 \ 0.1 \ 0.1 \ 0.1 \ 0.1 \ 0.1 \ 0.1 \ 0.1$

Numerical indicator tube driver

The outputs Q_0 (terminal 10a) up to and including Q_9 (terminal 1a) have to be connected to the pins k_0 up to and including k_9 of the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.

The anode of these tubes has to be connected via a resistor $R_a\,\text{to}$ the high voltage power supply $V_b\,\text{.}$


Output transistor conducting


Voltage
$$V_Q = max. 3.2 V$$

Current
$$I_Q = max.$$
 6 mA


The available output current (I_Q) of the ten numerical outputs Q_0 up to and including Q_9 is sufficient to deliver the required current for the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.

The relation between the permitted value and tolerances of the high voltage supply V_b and the corresponding anode series resistor R_a for the various indicator tubes over the whole temperature range is given in the following graphs.









Wiring capacitance at each Q-output: max. 500 pF

50

200L


A166 April 1968

100

150

200

DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-8

This assembly contains two BCD-to-decimal decoding and driving circuits for the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080, mounted on a printed-wiring board.

The 2.ID 1 has been designed to operate in conjunction with decade counters in the 1-2-4-2 (jump at 8) or 1-2-4-8 code, e.g. the dual decade counter assembly 2.DCA 2 (catalog number 2722 009 00011).

The inputs A, \overline{A} , B, \overline{B} , C, \overline{C} , D, \overline{D} and A', $\overline{A'}$, B', $\overline{B'}$, C', $\overline{C'}$, D', $\overline{D'}$ have to be connected to the corresponding outputs of the four flip-flops of the decade counter.

The inputs A, B, C, D and A', B', C', D' have to be at the "0" level for the digit number 0 to be indicated.

The printed-wiring board, provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material. With the mating connector (catalog number 2422 020 52591), not supplied with the 2.ID 1, this printed-wiring board of standard dimensions (121.8 mm x 180.3 mm x 1.6 mm) can be used directly in the standard mounting chassis (catalog number 4322 026 38240).

Ambient-temperature range:


-20 to +60 $^{\rm o}{\rm C}$

Weight

approx. 100 g

A167

DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



Terminals

1 = internal connection

2 = internal connection

3 = A = to be connected to output Q of first flip-flop

4 = C = to be connected to output Q of third flip-flop

 $5 = \overline{A} = \text{to be connected to output } \overline{Q} \text{ of first flip-flop}$ 6 = B = to be connected to output Q of second flip-flop

 $\overline{O} = \overline{D} = 0$ be connected to output \overline{O} of fourth flip-flop

 $7 = \overline{D} = \text{to be connected to output } \overline{Q}$ of fourth flip-flop $8 = \overline{C} = \text{to be connected to output } \overline{Q}$ of third flip flop

 $9 = \overline{B}$ = to be connected to output \overline{Q} of second flip-flop

10 = D = to be connected to output Q of fourth flip-flop

decade counter l



DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

```
11 = internal connection
12 = internal connection
13 = A' = to be connected to output Q of first flip-flop
14 = \underline{C}' = to be connected to output Q of third flip-flop
15 = \overline{A}' = to be connected to output \overline{Q} of first flip-flop
16 = \underline{B}' = to be connected to output \overline{Q} of second flip-flop
17 = \overline{D}' = to be connected to output \overline{Q} of fourth flip-flop
18 = \overline{C}' = to be connected to output \overline{Q} of third flip-flop
19 = \overline{B}' = to be connected to output \overline{Q} of second flip-flop
20 = \overline{D}' = to be connected to output \overline{Q} of fourth flip-flop
21 = \overline{N} = common negative supply -6 V
22 = \overline{P} = common positive supply +6 V
23 = 23a = \overline{E} = common supply 0 V
```

decade counter 2

1a up to and including 10a = numerical outputs Q_0 up to and including Q_9 to drive numerical indicator tube 1

11a up to and including 20a = numerical outputs Q^{\bullet}_{0} up to and including Q^{\bullet}_{9} to drive numerical indicator tube 2

Power supply

Terminal 21:
$$V_N$$
 = -6 V ± 5%, -I $_N$ = 8.5 mA nominal value of the current 22: V_P = +6 V ± 5%, I $_P$ = 7 mA required for one ID1 23: V_E = 0 V common

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely: V_N = -5.7 V and V_P = +6.3 V
- The temperatures -20 $^{\rm o}{\rm C}$ and +60 $^{\rm o}{\rm C}$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input at "0" level

Input signal requirements (terminals A, \overline{A} , A', $\overline{A'}$, etc.)

Voltage	Oltage $-V_{I} = \min_{n=1}^{\infty} 0.0 V_{I}$						
	Α,	A', A, A'	B, B', \overline{B} , \overline{B} ', C, C', \overline{C} , \overline{C} ', D, D'	D, D'			
Required direct current	II	0 mA	2.1 mA	0 mA			
Required transient current	I_{OT}	0 mA	1.1 mA	0 mA			

DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

Input at negative high level

Voltage

$$-V_{I} = min. 0.7 V_{N}$$

= max. V_{N}

Required direct current $-I_{\text{T}}$

Input impedance

equivalent to a capacitance of approx. 150 pF

Operational data

- When an ID 1 is driven from a decade counter with flip-flops operating in the 1-2-4-8 code, these flip-flops may be additionally loaded with two negative AND-gates, or with two GI's if the decade counter is equipped with FF 3 flipflops, or with one GI if the decade counter is equipped with FF 1 flip-flops. Output D of the last flip-flop is capable of driving a following decade counter.

- A, B, C, D and A', B', C', D' must be connected to the outputs of the flip-flops which are at "0" level, when the decade counter is set on digit number 0.

OUTPUT DATA

The outputs Q_0 up to and including Q_9 and Q_0' up to and including Q_9' have to be connected to the pins ko up to and including ko of the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.

The anode of these tubes has to be connected via a resistor Ra to the high voltage power supply Vb.

Output transistor conducting

Voltage

 $V_Q = max. 3.2 V$


Current


 $I_O = max. 6 mA$


The available output current (I_O) of the ten numerical outputs Q_O (terminal la and 11a) up to and including Q9 (terminal 10a and 20a) is sufficient to deliver the required current for the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.

The relation between the permitted value and tolerances of the high voltage supply V_h and the corresponding anode series resistor R_a for the various indicator tubes over the whole temperature range is given in the following graphs.

DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY








Wiring capacitance at each Q-output: max. 500 pF

ACCESSORIES FOR CIRCUIT BLOCKS 100 kHz SERIES





POWER SUPPLY UNIT



Input voltage Output voltage 220 V_{ac} and 235 V_{ac} +6 V_{dc} and -6 V_{dc}

APPLICATION

This power supply unit has been designed for use with the circuit blocks of the 100 kHz- and the 1-series. However, it is also suitable as a supply for other transistorised circuits.

CONSTRUCTION

The unit is dimensioned for mounting in the standardized 19" chassis. The power supply unit fits in chassis 4322 026 38240; the base plate of the unit then replaces a side plate of the chassis. The supply unit occupies the same space as four printed-wiring boards.

Dimensions

May 1968

215 x 125 x 70 mm

Weight

1.5 kg

TECHNICAL PERFORMANCE

Input voltage	220 V _{ac} +10 %, -15 235 V _{ac} +10 %, -15	% %
Frequency	50 to 60	Hz
Fusing	1 A fuse in the 220 V wind	ding only
-6 V output ¹)		
Output voltage	6 V, adjustable $\pm 3~\%$ (R5	, see diagram)
Output current	600	mA
Stability ratio at 220 V	450:1	
Ripple voltage	50	$mV_{ extbf{rms}}$
Output resistance	0.3	Ω
Output impedance at 10 kHz	0.2	Ω
Temperature coefficient	-3	mV/deg C
+6 V output ¹)		
Output voltage	6 V, adjustable ± 3 % (R1	0, see diagram)
Output current	150	mA
Stability ratio at 220 V	360:1	
Ripple voltage	50	$mV_{ extbf{rms}}$
Output resistance	1.5	Ω
Output impedance at 10 kHz	0.5	Ω
Temperature coefficient	+6	mV/deg C
		0

In systems requiring more than one power supply unit, the earth tags (marked "0 V") may be interconnected, the positive tags (marked "+6 V") and the negative tags (marked "-6 V") must remain strictly separated.

 $-20 \text{ to } +60 \text{ }^{\circ}\text{C}$


-20 to +75 °C

When a system is put into operation for the first time, the output voltages of the power supply units have to be adjusted to 6 V under nominal system load.

Operating-temperature range

Storage-temperature range

¹⁾ All values are given for full load.



2357

8




۰-6۷



PRINTED-WIRING BOARD FOR FOUR UNITS PA 1

This printed-wiring board fits the mounting chassis 4322 026 38240. It can be used directly with the aid of the mating connector 2422 020 52592. On this board up to four PA 1's can be mounted, the next position in the chassis being left empty.



Terminal location:

$$\begin{array}{lll} 1 = E & = common \; supply \; 0 \; V \\ & & (interconnected \; to \; terminal \; 1) \\ 2 = not \; connected \\ 3 = not \; connected \\ 4 = N_2 \\ 5 = N_2 \end{array} \right\} \; supply \; max \; . \; 60 \; V \\ 6 = Q & = output \; PA \; 1 \\ 7 = W & = input \; PA \; 1 \\ 8 = N_2 \\ 9 = N_2 \end{array} \right\} \; supply \; max \; . \; 60 \; V \\ 10 = Q & = output \; PA \; 1 \\ 11 = W & = input \; PA \; 1 \end{array} \right\} \; unit \; nr \; . \; III \\ 11 = W & = input \; PA \; 1 \end{array}$$

12 = W = input PA 1

13 = Q = output PA 1

14 = N₂
15 = N₂

16 = W = input PA 1

17 = Q = output PA 1


18 = N₂
19 = N₂

20 = N₁ = common supply
$$-6$$
 V

21 = P = common supply -6 V

22 = E = common supply 0 V

23 = E = common supply 0 V



Material

Hole diameter

Contacts

glass epoxy with plated-through holes

1.2 mm

 1×23 , gold plated, pitch 0.2 inch



PRINTED-WIRING BOARD FOR FOUR UNITS PD 1

This printed-wiring board with standard dimensions $121.8 \text{ mm} \times 180.3 \text{ mm} \times 1.6 \text{ mm}$ (4.8" \times 7.1" \times 0.0625") is intended to accomplish the mounting of maximum four pulse driver units PD 1 (catalog number 2722 001 13011).

One printed-wiring board PDA 1 with four units PD 1 mounted on it, can be used in conjunction with three reversible counters BCA 1 (catalog number 2722 009 00021).

Two units PD 1 perform shift-pulse amplifying functions between two reversible counters BCA 1, one for the forward and one for the reverse direction.

The printed-wiring board is provided with two wire jumpers for each PD 1. In case the number of trigger- and gate-inputs has to be extended, these wire jumpers can be replaced by diodes, type OA 95. The required connections with the EG- and K-terminals of the PD 1 have already been made in the print pattern.


Furthermore the printed-wiring board is provided with two plated-through holes for each unit PD 1. In case the output-pulse duration of the PD 1 has to be increased, these holes can be used for mounting the required capacitor. The terminals of this capacitor are then directly connected to the K- and L-terminals of the concerning PD 1.

Holes are provided to secure the PD 1 rigidly to the board by means of the locking tag 4322 026 33690.

With the mating connector 2422 020 52592 the printed-wiring board can be used directly in the mounting chassis 4322 026 38240.







Terminal location:

$1 = Q_1$	= output	PD 1-I
+ ~ 1	output	

2 = EG_1 = extension gate input PD 1-I

3 = K₁ = extension trigger input

PD 1-I

 $4 = G_1$ = gate input PD1-I 5 = A_1 = trigger input PD1-I

 $6 = Q_2 = \text{output PD } 1 - \text{II}$

7 = EG2 = extension gate input PD 1-II

8 = K₂ = extension trigger input PD 1-II

 $9 = G_2 = \text{gate input PD } 1 - \text{II}$

10 = A₂ = trigger input PD 1-II 11 = A₃ = trigger input PD 1-III

 $12 = G_3$ = gate input PD 1-III

Material

Hole diameter

Contacts

13 = K₃ = extension trigger input PD 1-III

14 = EG₃ = extension gate input PD 1-III

 $15 = Q_3$ = output PD 1-III

16 = A₄ = trigger input PD 1-IV

 $17 = G_4$ = gate input PD 1-IV

 $18 = K_4$ = extension trigger input

PD 1 - IV

19 = EG₄ = extension gate input PD 1-IV

20 = Q4 = output PD 1-IV

21 = N = common supply -6 V

22 = P = common supply + 6 V

23 = E = common supply 0 V

glass epoxy with plated-through holes

1.2 mm


1 x 23, gold plated, pitch 0.2 inch

INPUT AND OUTPUT DATA

See specification of pulse driver unit PD 1 (catalog number 2722 001 13011)

EXPERIMENTERS' PRINTED—WIRING BOARDS

These experimenters' printed-wiring boards are very suitable for circuit blocks of the $100\ \text{kHz}\text{-}$ and 1-Series.



Material copper-clad phenolic resin bonded paper

Grid pitch 5.08 mm (0.2 inch)

Contacts gold plated, pitch 0.2 inch

single sided double sided 2 x 38 4 x 38

Holes with holes -

Catalogue number 4322 026 34900 4322 026 34910


April 1969

A183

PRINTED-WIRING BOARD

This printed-wiring board is intended for mounting circuit blocks of the $100\ \mathrm{kHz}$ - and $1\text{-}\mathrm{Series}$.

It fits the mounting chassis 4322 026 38240.



Material

copper-clad phenolic resin bonded paper with punched holes

Hole diameter

1.3 mm

Contacts


1 x 23, gold plated, pitch 0.2 inch



EXPERIMENTERS' PRINTED—WIRING BOARD

This experimenters' printed-wiring board is very suitable for circuit blocks of the $100\ kHz\text{-}$ and 1-Series.

It fits the mounting chassis 4322 026 38240.



Material

copper-clad phenolic resin bonded paper

with punched holes

Grid pitch

5.08 mm (0.2 inch)

Hole diameter

1.3 mm

Contacts

1 x 23, gold plated, pitch 0.2 inch




April 1969 | A187

PRINTED-WIRING BOARD

This printed-wiring board for 100 kHz- and 1-Series circuit blocks can accommodate 8 horizontally mounted blocks. Combination of circuit blocks with discrete components is easily possible on this board.

It fits the mounting chassis 4322 026 38240.



Material

copper-clad phenolic resin bonded paper with plated-through holes

Hole diameter

April 1969


1.2 mm

Contacts

 1×23 , gold plated, pitch 0.2 inch

PRINTED-WIRING BOARD

This printed-wiring board is intended for mounting circuit blocks of the 100 kHz-and 1-Series. It fits the mounting chassis 4322 026 38240.



Material

copper-clad phenolic resin bonded paper with plated-through holes

Hole diameter

1.2 mm


Contacts

1 x 23, gold plated, pitch 0.2 inch



EXPERIMENTERS' PRINTED—WIRING BOARD

This experimenters' printed-wiring board (with extractor) is very suitable for circuit blocks of the 100 kHz- and 1-Series. It fits the mounting chassis 4322 026 38230.



Material

phenolic resin bonded paper with holes;

on both sides are copper lands around

each hole

Grid pitch

5.08 mm (0.2 inch)

Hole diameter

1.3 mm

Contacts


2 x 22, gold plated, pitch 0.156 inch



EXPERIMENTERS' PRINTED-WIRING BOARDS

These experimenters' printed-wiring boards (with extractor) are very suitable for circuit blocks of the $100\ kHz$ - and 1-Series.

They fit the mounting chassis 4322 026 38240.



Catalogue number

4322 026 38630

4322 026 38690

Material

Grid pitch

phenolic resin bonded

glass epoxy

paper

5.08 mm (0.2 inch)

Holes

diameter 1.3 mm; on both sides of the board are copper lands around each hole

Contacts

2 x 23, gold plated, pitch 0.2 inch

April 1969 | A195



LOCKING TAG



Circuit blocks of the $100~\rm kHz$ - and 1-Series mounted parallel to the printed-wiring board can be secured rigidly by means of this small tag, which permits soldering in a standard 1.3 mm diameter hole. The minimum supply quantity is $1000~\rm pieces$.



April 1969 A197



STICKERS

These are drawing symbols of circuit blocks printed on self-adhesive, transparent material. They can be used for fast preparation of system drawings. The drawing symbols are as shown on the data sheets of the relevant circuit blocks.

The stickers are available in rolls, each containing 1000 drawing symbols of the same type of circuit block. Each sticker can be separately detached from the roll, without cutting.

for circuit block	catalog number of a
of type	roll with 1000 stickers
FF 1	4322 026 35780
FF 2	4322 026 35790
FF 3	4322 026 35800
FF 4	4322 026 35810
2.3.N1	4322 026 35820
2.2.N1	4322 026 35830
2.3.P1	4322 026 35840
2.2.P1	4322 026 35850
2.PL 1	4322 026 35860
2.PL 2	4322 026 35880
EF 1/IA 1	4322 026 35890
2.EF 1	4322 026 35900
2.IA 1	4322 026 35910
2.EF 2	4322 026 35920
2.IA 2	4322 026 35930
2.GI 1	4322 026 34620
PS 1	4322 026 35950
PS 2	4322 026 36820
PR 1	4322 026 36830
OS 1	4322 026 35960
OS 2	4322 026 35980
PD 1	4322 026 30710
PA 1	4322 026 07760



April 1969 | A199



Circuit blocks 1-Series



В3

INTRODUCTION

The 1-Series of circuit blocks presents a range of logic circuits to be applied in general purpose and special purpose data handling systems as well as for industrial measuring and instrumentation.

The 1-Series offers a complete range consisting of various logic elements together with all necessary auxiliary units including one-shot multivibrator, input and output devices, pulse shapers, etc.

Frequently occurring functions such as counters, shift registers, numerical indicator tube drivers, etc. can be supplied ready made, assembled on printed-wiring boards.

In this series the following units and assembled panels are available:

description	colour	abbreviation	catalog number	page
Flip-flop	red	FF3	2722 001 00021	B15
Flip-flop	red	FF4	2722 001 00031	B19
Dual negative gate	orange	2.3N1	2722 001 01001	B23
Dual negative gate	orange	2.2N1	2722 001 01011	B25
Dual pulse logic	orange	2.PL2	2722 001 03011	B27
Dual gate inverter	yellow	2.GI1	2722 001 08001	B31
Pulse shaper	green	PS2	2722 001 11011	B49
Positive reset unit	blue	PR1	2722 001 22001	B55
One-shot multivibrator	green	OS2	2722 001 10011	B59
Pulse driver	green	PD1	2722 001 13011	B65
Printed-wiring board	_	PDA1	4322 026 34710	B109
Power amplifier		PA1	2722 032 00011	B71
Printed-wiring board		PAA1	4322 026 33630	B107
Dual decade counter		2.DCA2	2722 009 00011	B75
Reversible counter		BCA1	2722 009 00021	B81
Decade counter and				
numerical indicator				
tube driver assembly		DCA3	2722 009 00031	B87
Dual numerical indicator				
tube driver assembly		2.ID1	2722 009 05001	В 95

Moreover all accessories for a quick and easy construction of equipment are available e.g. power supplies, printed-wiring boards, etc., see section "ACCESSORIES FOR CIRCUIT BLOCKS 1-SERIES".


In conjunction with 1-Series circuit blocks a number of static input and output devices can be used, see "INPUT/OUTPUT DEVICES".


April 1968




0000000		300 0000000000000000000000000000000000		
3000000				
5000000		600		
(2000)			00000000000000000000000000000000000000	
000000000				
2000000000		100		
3000000			(00000000000000000000000000000000000000	
- W. C.				
2000000			MARK 223000000000	
			900,000,000	
300000000				
5000000				
120,000		0.00		
20000				

	200	March 1974	0.000.00000000	
9790				
000000000000000000000000000000000000000			montocone son.	
400000000000000000000000000000000000000			90075005P44 A011	
000000000000000000000000000000000000000				
300000000000000000000000000000000000000		B 100 A		
200000000000000000000000000000000000000		980000		
5333300		***************************************	*************	
100000000000000000000000000000000000000		68 00000000		








	2	
8	0	
	.00	
	18	
7	10	
	ъ	
	4	
	~	

The second second
COLO. CONTRACTO DE LA COLO.
The second second
CONTRACTOR OF THE PARTY OF THE
Contraction of the Contraction o
Company of the contract of the
A CONTRACTOR OF THE PARTY OF TH
Name and Address of the Owner, where the Owner, which the
Marie
(19) management



Easy-to-use loading table and simple loading rules, particularly for mixed loads, enables the system design to be completed quickly. Due to the fact that driven blocks only represent a load in the conducting state of the driving transistor, the required input d.c.- and transient currents of driven blocks are additive.

All circuits are compatible with little circuit diversity permitting simple and direct interconnections of the blocks within the range.


Input- and output currents of the blocks are designed in a way that external components are unnecessary with the exception of diodes.

The uniformity of the terminal location reduces the time for interwiring the blocks and facilitates the design of printed-wiring boards.



April 1968 B5

CONSTRUCTION




Weight: approximately 20 g

Dimensional drawing of the circuit block

The dimensions of all 1-Series circuit blocks are approximately $54\,\mathrm{mm}$ x $24\,\mathrm{mm}$ x $11\,\mathrm{mm}$. Out of one side of $54\,\mathrm{mm}$ x $11\,\mathrm{mm}$ emerge ten wire terminals of 0.7 mm diameter and 15 mm length. The distances between the wires are 5.08 mm (0.2 in) in accordance with the I.E.C. standard hole grid for printed-wiring boards.

The blocks are colour-coded, a different colour being used for each group of functions.



E3/23

Cut-away view of a circuit block

The construction of a 1-Series circuit block can easily be seen in the cut-away view.

The electronic components, of which the circuit is made up (transistors, diodes, resistors, capacitors) are mounted on a printed-wiring board. This board is provided with plated-through holes to ensure reliable joints due to the large contact area of soldered contacts. The connecting leads are also mounted on the printed-wiring board.

Protection against mechanical shock and vibration is provided by the resilient potting compound, whilst atmospheric influences are excluded by the sealing compound, by which the synthetic resin case is hermetically closed.

For the sake of reference the connecting leads are numbered 1 to 10.



CHARACTERISTICS

For all circuit blocks the following temperature range is specified:

Operating

 $-20 \text{ to} + 60 \text{ }^{\circ}\text{C}$

Storage

 $-25 \text{ to} + 75 ^{\circ}\text{C}$

The maximum pulse repetition frequency is $100\ \mathrm{kHz}$ for triggered logic applications.

The standard power supply voltages are

+6 V
$$\pm 5$$
 % (V_p) and -6 V ± 5 % (V_N)

The power dissipation of the blocks is 20 to 100 mW.

Logic levels:

binary "1"

max. V_N

min. $0.7 V_N$

binary "0"

max.-0.2 V

 $\quad \text{min.} \quad 0 \ V$

The general logic functions AND, OR, NOT and MEMORY can be performed with the two basic units of the range, viz. the gate inverter and the flip-flop respectively.



TEST SPECIFICATIONS

Before and during manufacture samples of circuit blocks are regularly subjected to the following tests.

- (1) Shock test and vibration test according to method 202A and 201A of MIL-STD-202, terminals tested on strength, tests on mounting, soldering, lacquer and coding.
- (2) Corrosion test (salt haze), according to method 101A of MIL-STD-202 (condition B, 48 hours).
- (3) Temperature cycling test, according to method 102A of MIL-STD-202 (5 cycles from -25 $^{\circ}$ C to +65 $^{\circ}$ C).
- (4) Dip test, according to method 104A of MIL-STD-202 (2 cycles 65 °C/20 °C, condition B, NaCl).
- (5) Accelerated humidity test, according to method 106A of MIL-STD-202 (10 cycles 65 °C).
- (6) Long-term humidity test (units not operating), according to I.E.C. 68, C IV (40 $^{\rm O}$ C, relative humidity 90% to 95%, duration longer than 2000 hours, functional marginal measurements after 250, 1000 etc. hours).
- (7) As item 6, but units operating under the most unfavourable electrical conditions.
- (8) Long-term test at maximum temperature (60 $^{
 m O}$ C), units operating under the most unfavourable electrical conditions. Duration and measurements as item 6.

INPUT AND OUTPUT DATA

INPUT DATA

unit	terminal	note	d.c.cur- rent(mA)	transient load(mA)
	A ₁ or A ₂		0.88	4.0
FF3	$A_1 + A_2$		1.75	4.5
	W	see note a	0.9	
	${ t G}_1$ or ${ t G}_2$	to open gate gate open	1.75	1.6
FF4	A	one gate closed both gates closed	1.75 1.75	4.5 1.0
	W	see note a	0.9	
2.PL2	${ t G}_1$ or ${ t G}_2$	to open gate gate open	1.75	1.6
2.PL2	A ₁ or A ₂	gate open gate closed	0.88 0.88	4.0 0.5
2.GI1	EG	via diode OA95	1.0	3.0
2.2N1/ 2.3N1	w	see note b	0.52	0.37
OS2	A		1.3	1.4
	A		1.7	1.5
PD1	G	to open gate gate open	1.75	1.2
PR1	w		0.1	0.08
PS2	W		0.7	0.75
PA1	W		2.5	1.3

Notes

- a. Only to be driven by PR $\,\mathbf{l}$ via a diode OA 85/OA 95.
- b. The input requirements also hold for the preset switches 1248 N (catalog number 4311 027 82221) and 1242 N (catalog number 4311 027 82211).



OUTPUT DATA

unit	terminal	note		d.c.cur- rent(mA)	
FF3,FF4	Q			6	14
			AND	15	9
GI 1	Q	preceded by	AND - AND	8	4.5
			AND - OR	8	4.5
		preceded by	AND - AND	25	22.5
	_	preceded by	AND - OR	25	22.5
GII - GII	Q	connected	set-reset FF	9	9
		as	non-inverting ampl.	40	27
		as	relay driver	65	
OS2	Q_1			18	25
052	Q_2			6	21
PD1	Q			65	90
PS2	Q			20	13.7
				15	
PR1	Q	terminals 3 and 4 interconnected		30	
		terminals 5 a	terminals 5 and 4 interconnected		
PA1	Q			600	

Note

For driving the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080 two assembled printed-wiring boards, 2.ID 1 and DCA 3, are available. The input requirements are specified in the individual sheets.

LOADING RULES

- 1. Verify that the sum of the required d.c. input currents of the driven units does not exceed the available d.c. output current of the driving unit.
- 2. When however, A-inputs are incorporated in the driven units, the transient loads must also be verified.
- 3. The verifications mentioned above hold for operations at the worst combination of supply voltage tolerances (6 V $\pm 5\,\%$) and ambient temperature between $-20\,^{\rm O}{\rm C}$ and $+60\,^{\rm O}{\rm C}$.
- 4. W-inputs of FF3 and FF4 are to be used as extension inputs for the 2.PL2 and for positive-reset. For the latter purpose the positive reset unit PR1, designed for various loadings and driver circuits can be used.



FLIP-FLOP

· Colour: red

The unit FF3 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of a d.c. level or a positive-going trigger signal, and it can also be used as a binary scale-of-two when the trigger inputs are interconnected.


Frequency range

0 - 100 kHz

Ambient temperature range:

Weight

approx. 20 g



Drawing symbol

CIRCUIT DATA

Terminal

$$1 = Q_1 = \text{output } 1$$

$$2 = Q_2 = \text{output } 2$$

$$3 = A_2 = trigger input 2$$

$$4 = A_1 = trigger input 1$$

$$5 = W_2 = d.c. input 2$$

$$6 = W_1 = d.c. input 1$$

$$8 = N = supply -6 V$$

$$9 = P = supply + 6 V$$

$$10 = E = common supply 0 V$$

Power Supply

Terminal 8 :
$$V_N = -6 V \pm 5 \%$$
, $-I_N = 8.8 \text{ mA} / \text{Nominal value}$

9 :
$$V_p = 6V \pm 5\%$$
, $I_p = 0.6 \text{ mA}$ of the current

$$10 : V_E = 0 V common$$

Notes


- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 \text{ V}$ and $V_p = 6.3 \text{ V}$.
- The temperatures $-20\,^{\circ}\mathrm{C}$ and $+60\,^{\circ}\mathrm{C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input Signal Requirements

Trigger Input Signal (A terminals)

A positive-going voltage step is applied to terminal A₁ or A₂, or to both terminals interconnected in the case of binary scale-of-two applications. This voltage step drives the transistor T₁ (T₂) into the non-conducting state. To terminal K external diodes can be connected (in the same sense as diode D₆) to provide the pulse-gate, corresponding with terminal A₂, with extra trigger inputs or condition inputs.



Voltage

$$V_{AM} = min. -0.7 V_{N}$$
 $= max. - V_{N}$
 $-V_{O} = min. 0 V_{O}$
 $= max. 0.2 V_{O}$

A₁ or A₂ A and A interconnected Required direct current min. 0.88 mA min. 1.75 mA Required current during

the transient averaged over: 0.4 µs

 $0.7 \mu s$

= min. 5

min. 6 mΑ

= min. 4

mΑ

min. 4.5 mA

Rise time $t_r = max. 0.7 \mu s$

Pulse duration $t_1 = \min_{n=1}^{\infty} 1 \mu s$

 $t_2 = min. 8 \mu s$

Input noise level V = max. 1 V peak to peak

DC Input Signal (W terminals)

A d.c. voltage level is applied to terminal W_1 or W_2 . A positive voltage drives the transistor T_1 (T_2) into the non-conducting state and a negative voltage drives it into the conducting state

Transistor conducting

Current
$$-I_W = min. 0.6 \text{ mA} (-V_W = max. 0.4 \text{ V})$$

limiting value = max. 15 mA

Transistor non-conducting

Voltage $V_{vv} = min. 0.2 V$

limiting value = max. 10 V

Current $I_{\text{NA}} = \min. 0.9 \text{ mA}$

OUTPUT DATA

Voltages and currents

Transistor conducting

Voltage $-V_Q = max. 0.2 V$

Available direct current $-I_{OD} = max. 6 mA$

Available current during the transient

averaged over: $0.4 \mu s$ $-I_{QT} = max. 11 mA$

 $0.7~\mu s$

Transistor non-conducting

Voltage $-V_Q = min. -0.7 V_N$


Available direct current $I_{OD} = max. 0.7 \text{ mA}$

mΑ

= max. 14

Switching and delay times

These data are for orientation only and refer to an input signal as specified under INPUT DATA.



l	Init	υn	loa	ded

Unit max.loaded

Rise	delay
Rise	time
Fall	delay
Fall	time

$$t_{rd} = max. 1.0 \mu s$$
 $t_{r} = max. 0.3 \mu s$
 $t_{fd} = max. 0.8 \mu s$
 $t_{f} = max. 1.7 \mu s$



FLIP-FLOP

Colour: red

The unit FF4 contains a transistor bi-stable multivibrator circuit. The transistors are medium-speed switching types.

The circuit constitutes a memory function when driven by means of a d.c. level or a positive-going trigger signal. In the case of trigger drive, the switching of the flip-flop can be controlled by a d.c. level applied to the built-in gate circuits (e.g. in shift registers).

Frequency range

Ambient temperature range

Weight

: see INPUT DATA $\frac{8}{10}$ R $\frac{1}{10}$ E FF4 : -20 to +60 °C $\frac{9}{14}$ FG $\frac{1}{15}$ $\frac{1}{17}$ $\frac{12}{16}$ C : approx. 20 g : approx. 20 g

Drawing symbol

CIRCUIT DATA

Terminal

$$1 = Q_1 = output 1$$

$$2 = Q_2 = \text{output } 2$$

$$3 = G_2 = gate input 2$$

$$4 = G_1 = gate input 1$$

$$5 = W_1 = d.c. input 1$$

$$6 = W_2 = d.c. input 2$$

$$8 = N = \text{supply } -6 V$$

$$9 = P = supply + 6 V$$

$$10 = E = common supply 0 V$$

Power Supply

Terminal 8 :
$$V_N = -6 V \pm 5 \%$$
,

$$9 : V_p = +6 V \pm 5 \%$$

$$10 : V_{\mathbf{F}} = 0 \, \text{V common}$$

Terminal 8 :
$$V_N = -6 V \pm 5 \%$$
, $-I_N = 8.8 \text{ mA}$ Nominal value 9 : $V_P = +6 V \pm 5 \%$, $I_P = 0.6 \text{ mA}$ of the current

$$I_p = 0.6 \text{ mA}$$
 of the current

Notes


- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 \, \text{V}$ and $V_p = 6.3 \, \text{V}$.
- The temperatures -20 $^{\rm o}$ C and +60 $^{\rm o}$ C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input Signal Requirements

Trigger Input Signal (A terminal)

A positive-going voltage step is applied to terminal A. This voltage step drives the transistor $T_1(T_2)$ into the non-conducting state if the corresponding gate has been opened by an appropriate gate input signal on terminal $G_1(G_2)$.



=

Voltage	$^{V}_{AM}$	=	min.	-0.7	∨ _N
			max.	-	V _N
	-V ₀	=	min.	0	V
			max.	0.2	V
Required direct current	I _{AD}	=	min.	1.75	mA
Required current during the transient					
averaged over: 0.4 µs	I _A T	=	min.	6	mA
0.7 μs			min.	4.5	mA
Rise time	† _r		max.	0.7	μs
Pulse duration	†1	=	min.	3	μς
	[†] 2	=	min.	11	μς
Input noise level	V _n	=	max.	1 V p	eak to peak

DC Input signal (W terminals)

Ad.c. voltage level is applied to terminal W_1 or W_2 . A positive voltage drives the transistor $T_1(T_2)$ into the non-conducting state and a negative voltage drives it into the conducting state.

Transistor conducting

Current
$$-I_W = min. 0.6 \text{ mA} \quad (-V_W = max. 0.4 \text{ V})$$

limiting value $= max. 15 \text{ mA}$

Transistor non-conducting

$$\begin{array}{lll} \mbox{Voltage} & \mbox{V}_{\mbox{W}} = \mbox{min. } 0.2 \ \mbox{V} \\ \mbox{limiting value} & = \mbox{max. } 10 \ \mbox{V} \\ \mbox{Current} & \mbox{I}_{\mbox{W}} = \mbox{min. } 0.9 \ \mbox{mA} \end{array}$$

Gate Input Signal (G terminals)

A d.c. voltage level is applied to terminal $G_1(G_2)$. Transistor $T_1(T_2)$ is driven into the non-conducting state by the trigger input signal (A terminal) if the corresponding gate is opened by an appropriate gate input signal.

	go	ite open			gate	close	ed_
Voltage Required gate current caused by negative transient of V AM	-∨ _G	= min. max. = min.	0.2	.\	min. max. min.	-	^V АМ V мА
Required average current during the positive transient of V _G	g I _{GT}	to open	- L		to close	gate	2_
when the gate input level changes at random:	† _{GS}	= min.	17	μs	min.	25	μs
when the gate input level changes within 2 µs after the positive going edge of the trigger signal:	† _{GS}	= min.	11	μς	min.	11	μs

mΑ

14

= max.

Note: The latter applies to a shift register configuration so that the max. shift frequency is approximately 70 kHz.

During triggering the G levels should not be at zero voltage level simultaneously.

The gate setting time is the required waiting time between the last G level change and the potitive going edge of the trigger pulse.

OUTPUT DATA

Voltages and currents

Transistor conducting

Voltage	-V _Q	= max.	0.2	٧
Available direct current	-l _{QD}	= max.	6	mΑ
Available current during the transient				
averaged over: 0.4 µs	-l _{от}	= max.	11	mΑ


Transistor non-conducting

 $0.7 \mu s$

X					
Voltage	-V	Q =	min.	-0.7	٧N
Available direct current	ار	3D =	max.	0.7	mΑ

Switching and delay times

These data are for orientation only and refer to an input signal as specified under INPUT DATA.



	<u>Unit unloaded</u>	Unit max. loaded
Rise delay	t _{rd} = max. 1.0 μs	max. 1.1 μs
Rise time	$t_r = max. 0.3 \mu s$	max. 0.7 μs
Fall delay	t _{fd} = max. 0.8 µs	max. 0.8 μs
Fall time	$t_f = \text{max. } 1.7 \mu\text{s}$	max. 1.7 μs

DUAL NEGATIVE GATE

Colour: orange

The unit 2.3N1 contains two three-input germanium-diode gates, that perform an AND logical operation on negative input-voltage signals.


The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals Q_1 and Q_2 . In this latter case only one negative supply terminal should be used.

Pulse repetition frequency range:

Ambient temperature range:

Weight:

-20 to +60 °C



Drawing symbol

CIRCUIT DATA

Terminal

$$1 = N_1 = \text{supply -6V (1)}$$

$$2 = W_1 = input 1$$

$$3 = W_3 = input 3$$

$$4 = W_5 = input 5$$


$$5 = Q_1 = output 1$$

$$6 = Q_2 = output 2$$

$$7 = W_2 = input 2$$

$$8 = W_4 = input 4$$

$$10 = N_2 = \text{supply } -6 \text{ V (2)}$$



Power Supply

Terminal 1:
$$V_{N1} = -6V \pm 10\%$$
, $-I_{N1} = 0-0.5 \text{ mA}$ | Nominal value of the current

INPUT DATA

Input Signal Requirements 2)

Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $V_{Wn} = 0.1$ to 0.5 V more positive than V_{O} dependent on the input current I_{Wn} .

Current: To be supplied to terminal W_n having the least negative voltage level. For $V_{Wn} = 0$ volt and $I_Q = 0$ mA: $I_{Wn} = max. 0.48$ mA $I_Q = 0$ mA: $I_{Wn} = max. 0.48$ mA $I_Q = 0$ mA: $I_{Wn} = max. 0.48$ mA $I_Q = 0$ mA: $I_{Wn} = max. 0.48$ mA $I_Q = 0$ mA: $I_{Wn} = max. 0.48$ mA $I_Q = 0$ mA: $I_Q = 0$

OUTPUT DATA

Output Signal Characteristics 2)

Voltage: see INPUT DATA

Load current
$$I_Q = max$$
. $\frac{-V_N + V_Q}{13} \text{ mA}^{-1}$)

Output Impedance

When V_Q is positive-going, the output impedance approximates the output impedance of the driving circuit. When V_Q is negative-going, the output impedance is max. $13\,k\Omega$.

LIMITING VALUES

Current through conducting diode $I_{Wc} = max. 10 \text{ mA}$

Voltage between terminals N and W = max. 30 V



¹⁾ The sign is positive when the current flows towards the circuit.

²) These data apply to the most adverse working condition for a combination of units, namely to a supply voltage $V_N = -5.4V$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

DUAL NEGATIVE GATE

Colour: orange


The unit 2.2N 1 contains two two-input germanium-diode gates that perform an AND logical operation on negative input voltage signals.

The two gate circuits are identical and can be used separately or combined into a multiple-input gate by interconnecting the output terminals Q_1 and Q_2 . In this latter case, only one negative supply terminal should be used.

Pulse repetition frequency range:

0-100 kHz

Ambient temperature range:



CIRCUIT DATA

Terminal

Weight:

$$1 = N_1 = \text{supply } -6V(1)$$

$$3 = W_3 = input 3$$

4 = not connected


$$5 = Q_1 = output 1$$

$$6 = Q_2 = \text{output } 2$$

$$8 = W_2 = input 2$$

$$9 = W_A = input 4$$

$$10 = N_2 = \text{supply } -6 \text{ V } (2)$$



Power Supply

Terminal 1:
$$V_{N1} = -6V \pm 10\%$$
, $-I_{N1} = 0-0.5 \text{ mA}$ | Nominal value of the current



¹⁾ The sign is positive when the current flows towards the circuit.

=

INPUT DATA

Input Signal Requirements 2)

Voltage: Under all circumstances normally encountered when the unit is used in conjunction with other circuit blocks: $V_{Wn} = 0.1$ to 0.5 V more positive than V_{Q} dependent on the input current I_{Wn} .

Current: To be supplied to terminal W_n having the least negative voltage level. For V_{Wn} = 0 volt and I_Q = 0 mA: I_{Wn} = max. 0.48 mA 1) + max. 0.04 mA 1) for every W terminal at a negative voltage level.

OUTPUT DATA

Output Signal Characteristics 2)

Voltage: See INPUT DATA

Load current $I_Q = \max_{1} \frac{-V_N + V_Q}{13} \text{ mA}^{-1}$

Output Impedance

When V_Q is positive-going, the output impedance approximates the output impedance of the driving circuit. When V_Q is negative-going, the output impedance is max. $13k\Omega$.

LIMITING VALUES

Current through conducting diode $I_{Wc} = max. 10 \text{ mA}$

Voltage between terminals N and W = max.30V

B26

¹) The sign is positive when the current flows towards the circuit

²) These data apply to the most adverse working condition for a combination of units, namely to a supply voltage $V_N = -5.4V$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

DUAL PULSE LOGIC

Colour: orange


The unit 2.PL2 contains two identical pulse gates which are controlled by a d.c. voltage level.

The circuits are normally used in conjunction with flip-flop circuits. With the dual pulse logic a second pair of a.c. inputs are formed for a flip-flop FF3, or in combination with flip-flops FF4 a bi-directional shift register can be made. In these applications the 2.PL2 output terminals are to be connected directly to the flip-flop d.c. input terminals.

: see INPUT DATA Frequency range

: -20 to +60 °C : approx. 20 g Ambient temperature range

Weight



Drawing symbol

CIRCUIT DATA

Terminal $1 = G_1 = gate input 1$

 $2 = G_2 = gate input 2$

 $3 = K_1 = terminal for external gate input$

 $4 = K_2 = terminal for external gate input$

 $5 = Q_2 = \text{output } 2$


 $6 = Q_1 = output 1$

 $7 = A_1 = trigger input 1$

 $8 = A_2 = trigger input 2$

9 = N = supply -6 V

10 = not connected



Power Supply

Terminal 9: $V_N = -6 \text{ V} \pm 5 \text{ %}$, $-I_N = 0-2.5 \text{ mA}$ Nominal value of the current

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely V_N =-5.7V and V_p =6.3V.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA


These data are dependent on the driven circuit, the values given apply to use of the dual pulse logic in conjunction with flip-flops FF3 or FF4.

Input Signal Requirements

Trigger Input Signal (A terminals)

A positive going voltage step is applied to terminal ${\sf A}_1$ or ${\sf A}_2$ or to both terminals interconnected.

This voltage step passes the pulse gate if it has been opened by an appropriate gate input signal on terminal $G_1(G_2)$.



Voltage

$$V_{AM} = min. -0.7 V_{N}$$

= max. - V_{N}
- $V_{O} = min. 0 V$
= max. 0.2 V

 A_1 or A_2 and A_2 interconnected

Required direct current

$$I_{AD} = min. 0.88 \text{ mA} \text{ min. } 1.75 \text{ mA}$$

Required current during the transient

I_{AT} = min. 5 mA min. 6 mA = min. 4 mA min. 4.5 mA

averaged over: 0.4 µs

0.7 μs

Gate Input Signal (G terminals)

A d.c. voltage level is applied to terminal $G_1(G_2)$.

The trigger input signal (terminal $A_1(A_2)$ passes if the corresponding gate is opened by an appropriate gate input signal.

To terminal $K_1(K_2)$ external diodes can be connected (in the same sense as diode $D_3(D_4)$), to provide the corresponding pulse gate with extra condition inputs.

	gate open	gate closed
Voltage Required gate current causedby negative transient of V _{AM}	$-V_G = min. 0 V$ = max. 0.2 V $I_{GT} = min. 1.75 mA$	14
Required average current during the positive transient of V G Gate setting time	to open gate I _{GT} = min. 1.6 mA	to close gate
when the gate input level changes at random	t _{GS} = min. 17. μs	min. 25 μs
when the gate input level changes within 2 µs after the positive going edge of the trigger signal	t _{GS} = min. 11 μs	

Note: The latter applies to a shift register configuration so that the max. shift frequency is approximately 70 kHz

During triggering the ${\sf G}$ levels should not be at zero voltage level simultaneously.

The gate setting time is the required waiting time between the last G level change and the positive going edge of the trigger pulse.

OUTPUT DATA

When used in conjunction with flip-flops FF3 and FF4, the output terminals $(Q_1 \text{ and } Q_2)$ are directly connected to the flip-flop d.c. input terminals $(W_1 \text{ and } W_2)$.



DUAL GATE INVERTER

The $2.GI\ 1$ is to be considered as the back bone of the 1-Series circuit blocks with which all logic configurations can be realised. Moreover the $2.GI\ 1$ can perform other important functions which are specified below.


The unit 2.GI 1 contains two gate inverter circuits; the terminals W and EG have normally to be interconnected externally. The gating function is obtained by connecting diodes externally to the terminal EG.

The circuit performs a NAND function on the negative high level. The terminals $\rm R_1$ and $\rm Q_1$ are normally interconnected.

When collector-OR logic is employed, terminal $R_{\rm I}$ can be left floating. The logic operation is performed by connecting both collectors Q to the collector resistor of TR_2 . Herewith the AND-OR operation can be obtained. Up to four collectors may be interconnected with one collector resistor.

The inverter circuits can also be preceded by a double diode logic configuration to perform the AND-AND as well as the Factored-AND operation. For these applications a VDR, asymmetric type 2322 574 90007 has to be connected externally between the terminals W and EG; the gating diodes are to be connected to terminal EG. Furthermore the following major functions can be realised as well:

- a set-reset flip-flop by cross-connecting the inputs and outputs of both gate inverter circuits via diodes type OA85/OA95, to be mounted externally
- a non-inverting amplifier with increased output loadability
- a relay driver, by interconnecting the two inverter circuits in series.



Drawing symbol

CIRCUIT DATA

Terminal

 $1 = Q_1$ = output 1

 $2 = R_1$ = connection collector resistor

 $3 = Q_2 = \text{output } 2$

 $4 = EG_1 = extension gate input 1$


 $5 = W_1 = d.c. input 1$ $6 = W_2 = d.c. \text{ input } 2$

 $7 = EG_2 = extension gate input 2$

8 = N = supply -6 V

9 = P = supply + 6 V

10 = E = common supply 0 V



Power supply

Terminal $8: V_N = -6 V \pm 5 \%$

 $9: V_P = +6 V \pm 5 \%$

 $10: V_E = 0 V common$


 $-I_N$ = 2 to 4.2 mA γ nominal value

 $Ip = 0.22 \text{ mA} \int \text{ of the current}$

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely V_N = -5.7 V and V_P = 6.3 V.
- The temperatures -20 °C and +60 °C and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

DUAL NAND or DUAL NOR



Circuit diagram with interconnections to be made externally

Input requirements

Input at G:

Transistor conducting (output level "negative low")

Voltage $-V_G = \min_{max} -0.7 V_N$

Transistor non-conducting (output level "negative high") Voltage $-V_G = min$. 0 V

max. 0.2 V

Required direct current $I_{GD} = min$. 1 mA Required transient current

averaged over 0.7 μ s I_{GT} = min. 3 mA

Type of diodes and maximum number connected in parallel at terminals EG: $11 \times OA85/OA95$.

Output data

Transistor non-conducting (output level "negative high")

Voltage $-V_Q = approx.$ V_N

Transistor conducting (output level "negative low")

Available direct current

R connected to Q $-I_{QD}$ = max. 15 mA in collector - OR configuration max. 10 mA R not connected to Q max. 11.3 mA

April 1968 B33

=


Available transient current averaged over 0.7 µs

R connected to Q

 $-I_{QT} = max.$ 9.0 mA max. 9.7 mA


R not connected to Q

Time data



For further data see Table 2, page B48

FACTORED-AND-GI




Circuit diagram with interconnections to be made externally

4 separate GI circuits, each which may have 10 input diodes in parallel, may be driven simultaneously by a gate with $10\ \rm diodes$ in parallel.

A gate resistor between point X and $\rm V_{N}$ decreases the rise delay time t_{rd} (see Time data under AND-AND-GI)

AND-AND-GI



Circuit diagram with interconnections to be made externally

To each EG terminal 25 parallel input diodes may be connected. Each of these input diodes may be driven by a gate with 10 input diodes in parallel. A gate resistor between points X and V_N decreases the rise delay time t_{rd} (see Time data)

Input requirements

Input at terminals W_X :

Transistor conducting (all terminals W_{X} at "negative high" level)

Transistor non-conducting (one of the terminals $W\chi$ at "0" V level)

Required direct current Sum of GI d.c. input currents 1)

Required transient current averaged over $0.7 \mu s$

Sum of GI transient input currents 2)

 $^{^{\}rm 1})$ When a gate resistor between point X and $V_{\rm N}$ is used, the negative gate input current has to be added.

²⁾ When a gate resistor is used, 0.7 x d.c. input current of the negative gate has to be added.

Transistor non-conducting

Voltage

Transistor conducting

Voltage

Available direct current

in collector - OR configuration

Available transient current averaged over $0.7 \mu s$

(output level "negative high")

 $-V_Q$ = approx. V_N


(output level "negative low")

 $-V_Q = \min_{\text{max. } 0.2 \text{ V}}$

 $-I_{QD} = max$. 8 mA


max. 4.5 mA

 $-I_{OT} = max.$ 4.5 mA




For further data see Table 2, page B48.





AND-AND-GI-GI



Circuit diagram with interconnections to be made externally

When AND-AND or Factored-AND is employed and Q_2 is connected to EG_1 an increased loadability can be obtained from Q_1 . The output voltage at Q_1 is not inverted with respect to the input voltage at W_X .

A gate resistor between points X and $V_{\mbox{\scriptsize N}}$ decreases the fall delay time $t_{\mbox{\scriptsize fd}}$ (see Time data).



April 1968

Input requirements

See preceding paragraph.

Output data

Output Q1

Transistor non-conducting

Voltage

Transistor conducting

Voltage

Available direct current

Available transient current

averaged over 0.7 μs

(output level "negative high")

 $-V_{Q_1}$ = approx. V_N


(output level "negative low")

 $-v_{Q_1} = \min_{max.} 0 V$

 $-I_{Q_1D} = \max. 25 \quad mA$

 $-I_{Q_1T} = max. 22.5 mA$


Time data




For further data see Table 2, page B48.







AND-OR-GI(1)



Used where long switching delays can be tolerated.

Input requirements


See DUAL NAND or DUAL NOR.

Output data

See AND-AND-GI and Table 1, page B47.

For time data see Table 2, page B48.

AND-OR-GI (2)



Used where short delays are essential.


Input data

See DUAL NAND or DUAL NOR.


Output data

See AND-AND-GI and Table 1, page B47.


Time data



For further data see Table 2, page B48.



AND-OR-GI-GI (1)



 $\label{lem:connections} Circuit\ diagram\ with\ interconnections\ to\ be\ made\ externally$ Used where long switching delays are tolerated.

Input requirements


See DUAL NAND or DUAL NOR.

Output data


See AND-AND-GI-GI.



Time data



For further data see Table 2, page B48.



Circuit diagram with interconnections to be made externally Used where short delays are essential.


Input requirements

See DUAL NAND or DUAL NOR.


Output data

See AND-AND-GI-GI.






For further data see Table 2, page B48.



SET-RESET FLIP-FLOP



Circuit diagram with interconnections to be made externally

Upon application of the "0" V level to one of the diode inputs, the corresponding output Q resumes the "negative high" level, and the other output the "0" V level. The "negative high" level applied to an input is inoperative.

Input requirements

Input at G:

Transistor conducting (output level "negative low")

Voltage $-V_G = \min. -0.7 V_N$ $-V_N$ max.

(output level "negative high") Transistor non-conducting

 $-V_G = \min_{x \in \mathcal{X}} 0$ Voltage max. 0.2 V

Required direct current $I_{CD} = min.$ 1 mA

Required transient current averaged over $0.7 \,\mu s$ $I_{GT} = \min$. 3 mA

Type of diodes and maximum number connected in parallel at terminal EG: 10 x OA85/OA95.

Output data

Transistor non-conducting (output level "negative high") Voltage

 $-V_O = approx.$


Transistor conducting (output level "negative low") $-V_O = \min_{i=1}^{\infty} 0$ Voltage

max. 0.2

Available direct current $-I_{OD} = max.$ 9 mA Available transient current

averaged over 0.7 µs 9 mA $-I_{OT} = max$.

Time data




0.5 μ s (delay from G_2 to Q_1 , or G_1 to Q_2 , with a square wave $t_{rd} = typ.$ input signal)

= max. 0.7 μ s (at maximum transient load e.g. 3 x GI1 or 2 FF3/FF4)

= max. 1.5 μ s (loaded with 9 x GII)

 $2 \mu s$ t_{O} = min.

NON-INVERTING AMPLIFIER or RELAY DRIVER



Circuit diagram with interconnections to be made externally

When used as non-inverting amplifier an external resistor R_V = 2.2 k $\Omega \pm 2~\%$ is needed between Q_1 and V_N .

Input requirements

Input at G:

Output transistor non-conducting

Voltage

(output level "negative high") $-V_{G} = \min. 0.7 V_{N}$

max. -

Transistor conducting

Voltage

(output level "negative low")

 $-V_G = \min_{i=1}^{\infty} 0$ max. 0.2 V

Required direct current

 $I_{GD} = \min$. 1 mA

Required transient current averaged over $0.7 \,\mu s$

 $I_{GT} = min.$ 3 mA

Type of diodes and maximum number connected in parallel at terminal EG: 11 x OA85/OA95.

Output data (as non-inverting amplifier)

Output Q₁:

 $\begin{array}{ll} {\rm Transistor\; non\text{-}conducting} & \text{(output level "negative high")} \\ {\rm Voltage} & -{\rm V}_{Q_1} = {\rm approx.} & {\rm V}_{N} \end{array}$


Transistor conducting (output level "negative low") Voltage $-V_{Q_1} = \min_{\cdot} 0 \quad V$

max. 0.2 V


Available direct current $-I_{Q_1D} = max.$ 40 mA

Available transient current averaged over 0.7 μs $-I_{Q_1T}$ = max. 27 mA

Time data



For further data see Table 2, page B48.



Output data (as relay driver)

Output Q_1 :

Transistor non-conducting

Voltage

Transistor conducting

Voltage

Available direct current

(output level "negative high")

 $-V_{Q_1}$ = abs. max. 15 V

(output level "negative low")

 $-V_{Q_1} = \min_{\text{max. } 0.25} V$

 $-I_{Q_1D} = \max.$ 65 mA

SURVEY OF OUTPUT DATA

Table 1

	preceded by					
applied configuration	AN	ND	AND-AND Factored-AND AND-OR (1) AND-OR (2)			
	-I _{QD} (mA)	-I _{QT} (mA)	-I _{QD} (mA)	-I _Q T (mA)		
GI	15	9	8	4.5		
GI-collector-OR	10	9	4.5	4.5		
GI-GI	25	22.5	25	22.5		
non-inverting amplifier	40	27	40	27		



SURVEY OF TIME DATA

				t _r me	t _r max (μ s)
applied configuration	preceded by	$t_{ m fd}$, typical values (μ s)	t_{rd} , typical values (μs)	at maximum d.c. load	at maximum transient load
	AND	0.3	0.2	1.5	1.5
ţ	AND-AND	0.3	with gate (0.2+2 C _w)	-	u
5	ractored-AIND		without gate (0.2+4 C _w) resistor	O • 1	G • 1
	AND-OR (1)	(2.5+0.4 n)	0.2	1.5	1.5
	AND-OR (2)	$(0.25+8 C_{\rm W})$	0.3	1.5	1.5
	AND	0.3	0.2	1.5	1.5
AND-AND	AND-AND	6 0	with gate (0.2+2 C _w)	<i>u</i>	и
NO-1002atro	Factored-AND	o:	without gate (0.2+4 C _w) resistor	C . 1	O •
	AND	5.0	0.4	1.5	1.5
	AND-AND	with gate (0.52+2.5 Cw)	č ()	u	
I9-I9	Factored-AND	without gate (0.52+4 C _w)	o. O	C.1	
	AND-OR (1)	0.5	(3+0.4 n)	1.5	1.5
	AND-OR (2)	0.7	$(0.3+8 C_{\rm W})$	1.5	1.5
	AND	5.0	6.0	1.5	1:5
	AND-AND	with gate (0.7+3.3 C _w) resistor	G C	-	
non-inverting amplifier	Factored-AND	without gate (0.7+5 C _w)	?) •	0.1
•	AND-OR (1)	0.6	(3+0.4 n)	1.5	1.5
	AND-OR (2)	0.7	$(0.3+8 C_{\rm W})$	1.5	1.5
Note n = numbe	er of inputs, swi	n = number of inputs, switching from "1" to "0" level simultaneously.		C_{W} in nF.	

Table 2

PULSE SHAPER

Colour: green

This unit contains a Schmitt trigger followed by an inverter amplifier. An input signal of a magnitude exceeding the thresholds (tripping levels) of the unit, is re-shaped and inverted into the standard d.c. level at the output. The output voltage transients are short and suitable for driving other circuit blocks at their trigger inputs (A).

The terminals A, W, X_1 and X_2 are provided in order to be able to use the PS 2 for the following purposes:


- as a pulse shaper, driven by an external source
- as a relaxation oscillator
- as a crystal controlled oscillator
- as a pulse shaper, driven by circuit blocks of the 100 kHz or 1-Series.

In the last application the number of inputs can be increased by connecting diodes type AAY 21/OA 85/OA 95 to the externally interconnected terminals A and W. The maximum number of diodes is 10.

Pulse repetition frequency range : 0 to 100 kHz

Ambient temperature range : $-20 \text{ to } +60 \text{ }^{\circ}\text{C}$

Weight : approx. 20 g



drawing symbol

CIRCUIT DATA

Terminal 1 = A = to be interconnected with terminal 2 for internal driving purposes

2 = W = input

3 = not connected

 $4 = X_1 = internally connected$

5 = E = common supply 0 V (interconnected with terminal 10)

6 = Q = output

 $7 = X_2 = internally connected$


 $8 = N^2 = \text{supply } -6 \text{ V}$

9 = P = supply + 6 V

10 = E = common supply 0.V







Power supply

Terminal 8 =
$$V_N$$
 = -6 V ±5 %, -I_N = 3.2 - 7.5 mA $_{\rm 9}$ = V_P = +6 V ±5 %, I_P = 0.19 mA $_{\rm 10}$ = 0 of the current 10 = V_E = 0 V common

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely V_N = -5.7 V and V_P = +6.3 V.
- The temperatures -20 $^{\rm o}{\rm C}$ and +60 $^{\rm o}{\rm C}$, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Unit driven by a non-standard circuit (external source)

Internal resistance (Ri) of the driving

circuit
$$R_i$$
 = max. 12 k Ω (T_{amb} = min. 0 o C)
 R_i = max. 8 k Ω (T_{amb} = min. -20 o C)

Input voltage to be applied to terminal W:


ON threshold (transistor TR3 conducting)

$$\frac{\text{operating}}{\text{Voltage}} \qquad \frac{\text{limiting value}}{\text{--}V_{W} = \min. -0.4 \text{ V}_{N}} \qquad = -7.5 \text{ V}$$

$$\text{Current} \qquad -I_{W} = \max. \ 0.1 \text{ mA} \qquad = 15 \text{ mA}$$

OFF threshold (transistor TR3 non-conducting)

Hysteresis (difference between ON and OFF tripping levels)




The hysteresis is affected by the internal resistance (R_i) of the driving circuit (external source). The relation is given by the following formula:

$$\frac{T_{amb} = \min. \ 0 \ ^{O}C}{\Delta V_{i} = \min. \ (0.07 \ V_{N} - 0.033 \ R_{i})} \qquad \frac{T_{amb} = \min. \ -20 \ ^{O}C}{\Delta V_{i} = \min. \ 0.07 \ V_{N} - 0.05 \ R_{i})}$$

$$\Delta V_{B} = \frac{\Delta V_{i}}{1 + 0.057 \ R_{i}} \qquad \Delta V_{B} = \frac{\Delta V_{i}}{1 + 0.071 \ R_{i}}$$

(R $_i$ in $k\Omega$ and V in volt)

Unit driven by circuit blocks of the 1-Series



For this operation terminal A has to be connected to terminal W and the input voltage V_G has to be applied via a diode, type AAY 21/OA 85/OA 95. The maximum number of parallel diodes is 10.

Transistor TR3 conducting (output level "negative low")

Voltage
$$-V_{G} = \underset{\text{min.}}{\text{max.}} -V_{N}$$

Transistor TR3 non-conducting (output level "negative high")

Voltage
$$-V_{G} = \min_{max.} 0.2 V$$

Required direct current
$$I_{GD} = max. 0.7 \text{ mA}$$

Required transient current

averaged over 0.4
$$\mu$$
s averaged over 0.7 μ s = max. 1.1 mA = max. 0.75 mA

OUTPUT DATA

Transistor TR3 conducting (output level "negative low")

Voltage
$$-V_0 = min = 0.2 \text{ V}$$

Available direct current
$$-I_{OD} = max$$
. 20 mA

Available transient current

averaged over
$$0.4 \mu s$$
 $-I_{QT} = max$. 8 mA
averaged over $0.7 \mu s$ = max. 13.7 mA

Transistor TR3 non-conducting (output level "negative high")


Voltage
$$V_Q = \max_{i} V_N$$

Current
$$I_{QD} = \text{max. 0.65 mA}$$
 (at $V_Q = 0.7 V_N$)

B52 | April 1968

PS 2

A square wave input signal is assumed with an amplitude of min. -0.7 \boldsymbol{v}_{N}



Unit fully loaded

Rise delay

Fall delay

Fall time

 $t_{rd} = max. 0.7 \mu s$

 $t_{fd} = max. 1.2 \mu s$

 $t_f = max. 0.7 \mu s$

Note

- If for a particular application a capacitor is required between terminal W (2) and earth, use should be made of terminal 5 in order to avoid noise on the common earth point which could disturb the proper operation of the unit.



POSITIVE RESET UNIT

Colour: blue

This unit is intended for resetting purposes of flip-flops FF 1, FF 2, FF 3 and FF 4. When a "negative low" level is applied to the input terminal (W), the unit produces a positive reset signal at its output terminal (Q). The time, that the reset level will be present, is determined by the driving circuit.

In general a reset time of maximum $2\,\mu s$ per flip-flop is required when a chain of flip-flops is to be reset.

Up to 15 flip-flops can be reset without external interconnections. By interconnecting the terminals A and P the maximum number of flip-flops that can be reset is 30; by interconnecting the terminals B and P maximum 40 flip-flops can be reset simultaneously.


To reset a flip-flop the output terminal (Q) of the PR1 has to be connected to an input terminal (W) of a flip-flop via a diode OA 85 or OA 95 (anode to Q).

Ambient-temperature range

–20 to +60 $^{\rm o}{\rm C}$

Weight

approx. 20 g



Drawing symbol

CIRCUIT DATA

Terminal 1 = not connected

2 = W = input

3 = A = to be interconnected with terminal 4 for resetting maximum 30 flip-flops

4 = P = supply + 6 V (internally connected to terminal 9)

5 = B = to be interconnected with terminal 4 for resetting maximum 40 flip-flops

6 = Q = output


7 = not connected

8 = N = supply -6 V

9 = P = supply + 6 V

 $10 = E = common supply 0 \dot{V}$





Circuit diagram

Power supply

Voltages

Terminal $8: V_N = -6 \text{ V} \pm 5\%$ $9: V_P = +6 \text{ V} \pm 5\%$

 $10: V_E = 0 \text{ V common}$

Currents (at nominal voltage)

-3.5 mA


W-input at "1" level W-input at "0" level

-7.5 mA

IP

1.1 mA

see diagram on next page.



Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 \text{ V}$ and $V_P = +6.3 \text{ V}$.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input signal (W-terminal)

A "negative low" level applied to the input terminal (W) produces a positive reset signal at the output terminal (Q).

0 V

 I_{WT} = min. 0.08 mA

Transistor TR2 conducting (reset condition)

Voltage	$-V_W = \min_{= \text{max.}}$	0.2	V V
limiting value	$V_W = \max$.	6.5	V
Required direct current	$I_{WD} = \min$.	0.1	mA
Required transient current			

averaged over $0.7 \mu s$

Voltage
$$-V_{W} = \underset{= \text{ max.}}{\text{min. }} 0.7 \text{ V}_{N}$$

OUTPUT DATA

Transistor/TR2 conducting (reset condition)

Voltage $V_Q = min. 1.0 V$

Available direct current I_{QD} = min. 15 mA

A and P interconnected = min. 30 mA

B and P interconnected = min. 40 mA

Transistor TR2 non-conducting

Voltage $-V_{Q} = \underset{\text{max.}}{\text{min. 0.5 V}} V_{N}$

=

ONE-SHOT MULTIVIBRATOR

Colour: green


The unit OS2 contains a monostable multivibrator circuit equipped with mediumspeed switching type transistors.

When a positive-going voltage step is applied to terminal A, the circuit generates a pulse at the Q-terminals.

The duration of the output pulse is determined by the value of:


- (a) the external capacitance parallel to C₁ between the terminals K and L (for pulses longer than the intrinsic value);
- (b) the external resistance between the terminals Q_1 and W (for pulses shorter than the intrinsic value).

Frequency range Permissible ambient temperature Weight 0 - 100 kHz -20 to +60 °C approx. 20 g



Drawing symbol

CIRCUIT DATA



Terminals

$$1 = Q_1 = output 1$$

 $2 = Q_2 = \text{output } 2$

3 = W = d.c. input

4 = K = for external capacitor

5 = not connected

6 = L = for external capacitor

7 = A = trigger input

8 = N = supply (-6 V)

9 = P = supply (+6 V)

10 = E = common of supply (0 V)

Power supply

$$8 : V_N = -6 V \pm 5 \%,$$

9 : $V_p = +6 \lor \pm 5 \%$,

 $10 : V_F = 0 V common$

$$-1_{N} = 8.8 \text{ mA}$$

 $I_{\rm p} = 0.4 \, \text{mA}$ nominal value


Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $N_N = -5.7 \text{ V}$ and $V_p = 6.3 \text{ V}$.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT REQUIREMENTS

Trigger input signal (A terminal)

A positive-going voltage pulse is applied to terminal A. The leading edge of this voltage pulse drives by means of the transistor T_1 the transistor T_2 into the conducting, and the transistor T_3 into the non-conducting state.



Voltage levels

$$V_{AM} = min. -0.7 \quad V_{N}$$
 $= max. \quad -V_{N}$
 $-V_{0} = min. \quad 0 \quad V$
 $= max. \quad 0.2 \quad V$

Required current during the transient		
averaged over: 0.4 µs 0.7 µs	AT = min. :	
Required direct current 1)	I _{AD} = min.	1.3 mA
Rise time		
without external capacitor	t = max.	0.4 μs
with a capacitor of min. 200 pF between terminals K and L	t = max.	0.7 µs
Duration of driving pulse	t ₁ = min.	Ì μs
Recovery time	t ₂ = min.	6 μs ²)
when the duration of the output pulse (t _o) exceeds 7 . 5 µs	t ₂ = min.	
Input noise level	$V_n = max.$	
OUTPUT DATA		
Voltages and currents		
Transistor conducting	Output Q ₁	Output Q2
Voltage	$-V_{Q} = max. 0.2$	2 V max. 0.2 V
Available direct current	-I _{QD} = max. 18	3 mA max. 6 mA
Available current during the transien		
averaged over: 0.4 µs	$-I_{QT} = max.$ 19	9 mA max. 15 mA
0.7 μs	= max. 2	
Transistor non-conducting	Output Q1	Output Q2
Voltage	-V _Q = min0.2	$7 V_{N}$ min. $-0.7 V_{N}$

 $I_{QD} = max. 0.7 \text{ mA}$ max. 0.25 mA




Available direct current

¹⁾ This is the current flowing to the input of the OS2 during the input pulse after decay of the output pulse, if the duration of the input pulse is longer.

The recovery time t_2 is starting at the trailing edge of V_A when $t_1 > t_0$ and at the trailing edge of V_{Q2} when $t_0 > t_1$

Switching and delay times

These data refer to an input signal as specified under "Input Data".



Unit unloaded	Output Q ₁	Output Q ₂
Rise delay	t _{rd} = -	t _r A + max. 0.4 μs
Rise time	$t_r = max.$ 0.2 μs	max. 0.2 μs
Fall delay	$t_{fd} = t_{rA} + max. 0.5 \mu s$	-
Fall time	$t_f = max.$ 0.4 µs	max. 3 μs

Duration of the output pulse

Unit unloaded


Intrinsic value $t_o=~\text{max.}~4~~\mu\text{s}$ With resistor of 12 k Ω 1) between terminals Q $_1$ and W $t_o=~\text{max.}~2~~\mu\text{s}$

With a capacitor between terminals K and L, at an ambient temperature of 25 $^{\circ}$ C and supply voltages $V_N = -6 \text{ V}$ and $V_P = +6 \text{ V}$, see figure given below.

For larger capacitances log t is proportionate to log C.

¹⁾ minimum permissible value





Stability of pulse duration

A variation of the supply voltage $\rm V_{\sc N}$ of 5 % varies the pulse duration by less than 1 % in the same direction.

The influence of a variation of the supply voltage \mbox{Vp} of 5 % is negligible.

An increase in ambient temperature by $1\,^{\rm O}{\rm C}$ gives a reduction of the pulse duration of less than 0.5 % and vice versa.

Note. In case an electrolytic capacitor is used for C care should be taken that its + terminal is connected to terminal 6.



PULSE DRIVER

Colour: green

The unit PD1 contains a monostable multivibrator with a built-in trigger gate. It is mainly intended as a clock source, delivering trigger pulses for a great number of flip-flops FF1, FF2, FF3, and FF4 or as a counter driver. The trigger gate can be controlled by a d.c. voltage level applied to terminal G. The number of condition inputs can be extended with the aid of external diodes OA85/OA95 at the extension input E.G.

When a positive-going voltage step is applied to terminal A, the unit generates a pulse at the output (Q)-terminal, provided the gate is open.


The duration of the output pulse can be increased by means of an external capacitor between the terminals K and L (for pulses longer than the intrinsic value, e.g. necessary when driving a FF4 or 2PL2).

For mounting in the chassis 4322 026 38240 a printed-wiring board PDA 1, catalogue number 4322 026 34710, is available. On this standard printed-wiring board up to four PD 1's can be mounted (see section "ACCESSORIES FOR CIRCUIT BLOCKS 1-SERIES").


Frequency range : see INPUT DATA

Permissible ambient temperature $: -20 \text{ to } +60 \text{ }^{\circ}\text{C}$

Weight : approx. 20 g



Drawing symbol



CIRCUIT DATA

Terminal 1 = A = trigger input 6 = L = for external capacitor 2 = G = gate input 7 = Q = output 3 = K = for external capacitor 8 = N = supply $-6 \lor V$ 4 = W = d.c. input 9 = P = supply $+6 \lor V$ 5 = EG = extension gate input 10 = E = common supply $0 \lor V$

Power supply

Terminal 8:
$$V_N = -6 \text{ V} + 5 \text{ %}$$
, $-1_N = 26 \text{ mA}$ (T_1 conducting)
= 51 mA (T_2 conducting)
9: $V_P = +6 \text{ V} + 5 \text{ %}$, $I_P = 0.4 \text{ mA}$
10: $V_E = 0 \text{ V}$ common

Notes


- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 \text{ V}$ and $V_p = 6.3 \text{ V}$.
- The temperatures -20 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input Signal Requirements

Trigger Input Signal (A terminal)

A positive-going voltage step is applied to input terminal A. This voltage step generates a pulse at the output Q if the gate has been opened by an appropriate gate input signal on terminal G.



Voltage

$$V_{AM} = min. -0.7 V_{N}$$

= max. - V_{N}
- $V_{o} = min. 0 V_{N}$
= max. 0.2 V

Required direct current

Required average current during

the transient

Rise time

Pulse duration

Recovery time

 $I_{AD} = min. 1.7 mA$

 $I_{AT} = min. 1.5 mA$ (practically independent of rise time)

 $= max. 0.7 \mu s$

t₁ = min.

= min.

(without external capacitor)

= min. 11 µs t2 (with $C_{EXT} = 1000 pF$ between terminals K and L)

Note

Type of diodes and maximum number to be connected in parallel at terminal K: $6 \times OA85/OA95$.

Input Impedance:

Equivalent to a capacitance of 500 pF.

Gate Input Signals (G-terminals)

A d.c. voltage level is applied to terminal G. A "negative low" voltage opens the gate.

Voltage

Gate open

 $-V_{G} = min. 0 V$ max. 0.2 V

Gate closed min. - 0.7 VN

min. 0.5 mA

٧N

max. -

Required gate current

caused by negative transient

of V_{Δ}

Required average current during the positive transient of VG

1_T = min. 1.2 mA

Gate Setting Times:

When the gate changes at random:

> Without external capacitor

With an external capacitor of 1000 pF between K and L

to open gate

 $I_{GD} = min. 1.75 \text{ mA}$

= min. $8.5 \mu s$

= min. 24μs min. 25 µs 75 µs

to close gate

changes within 1 µs after the positive going edge of the trigger signal:

Notes

- The gate setting time is the time the gate (G)-signal shall be present in advance to open the gate for the trigger (A) -signal.
- The absolute maximum value of the external capacitor is 1000 pF.
- Type of diodes and maximum number to be connected in parallel at terminal EG: 6 × OA85/OA95.

W-terminal (base connection transistor T1):

Transistor T₁ non-conducting:

These voltages may be applied for max. 5 µs and a max.freq. of 100 kHz

Transistor T₁ conducting:

Current (limiting value) $-l_{W} = \max. 2 \quad \text{mA}$ $(\text{at -V}_{W} = \max. 0.5 \text{ V})$

Up to max.6 output-Q terminals of pulse logic units 2.PL2 may be connected to the W-input terminal of the PD 1 each via a resistor of 560 Ω ± 5%.

OUTPUT DATA

Voltages and Currents

Transistor conducting:

$$-V_Q = max. 0.2 V$$

Available direct current

$$-I_{QD} = max. 65 mA$$

Available current during the transient: averaged over 0.7 µs

$$-I_{QT} = max. 90 mA$$


Transistor non-conducting:

$$-V_Q = min. - 0.7 V_N$$

= max. - 0.84 V_N

Switching and Delay Times:

These data are for orientation only and refer to an input signal as specified under INPUT DATA.



$$t_{rd} = t_{rA} + 0.2 \mu s$$
(fully loaded)

Unit max. loaded with:

20 x FF1 or FF2
5 × FF3
20 x FF3
20 x FF4 (at 70 kHz)

$$t_r + t_o$$
:

terminals K and L:

none none $C_{\text{ext}} = 1000 \text{ pF} \pm 5\%$ (absolute max. value of C_{ext}).

The recovery time t_2 is starting at the trailing edge of V_A when $t_1 > t_0$ and at the trailing edge of V_A when $t_0 > t_1$ (t_1 = duration of input pulse V_A).

The typical output pulse duration of an unloaded pulse driver PD 1, triggered via a PL 2 unit (at 70 kHz): $t_r + t_0 = 3.2 \mu s$.





POWER AMPLIFIER

The PA1 consists of an n-p-n/p-n-p transistor amplifier circuit, designed to be used as a power amplifier in the range of circuit blocks. The amplifier is non-inverting, and can be driven directly by the circuit blocks FF1, FF2, FF3, FF 4, GI 1, IA 1, IA 2 and OS 2


The output loadability is 600 mA at 60 V (abs. max. values). The built-in diode across the output terminals protects the output transistor against voltage transients which occur when the unit is driving an inductive load.

The circuit is mounted on an epoxy-paper printed-wiring board, the output transistor is provided with an aluminium heat sink.

Frequency range

Ambient temperature range: -20 to +60 °C

Weight



CIRCUIT DATA

$$2 = P = supply +6 V$$

$$3 = N1 = supply -6 V$$

$$\frac{4 = N2}{5 = N2} = \text{supply abs. max. } 60 \text{ V}$$

$$7 = W = input$$

Power Supply

Terminal: 1:
$$V_E = 0 V$$
 common

2:
$$V_p = 6 V \pm 10 \%$$
, $I_p = max$. 20 mA 1) 2)

3:
$$V_{N1} = -6 \text{ V} \pm 10 \text{ %}$$
, $-I_{N1} = \text{max}$. $70 \text{ mA} (T_2 \text{ non-conducting})$
4) $= \text{max} \cdot 110 \text{ mA} (T_2 \text{ conducting})$
5 $V_{N2} = \text{max} \cdot 60 \text{ V}$, $-I_{N2} = \text{max} \cdot 600 \text{ mA}^2 \cdot 1) 2$


$$\begin{cases} V_{N2} = \text{max. } 60 \text{ V}, & -I_{N2} = \text{max. } 600 \text{ mA}^2 \text{ 1) 2} \end{cases}$$



¹⁾ The sign is positive when the current flows towards the unit.

²⁾ When $-V_{N2}$ is applied to the unit , care must be taken that Vp is present as well, otherwise transistor T2 may be damaged.

MECHANICAL CONSTRUCTION



The dimensions (approx. 71 mm \times 50 mm \times 27 mm) and terminal location can be seen from the figure given above. Since the aluminium heat sink is insulated from the circuit, no special measures need be taken as regards mounting of the unit.

In the mounting chassis 4322 026 38240 the PA 1 is to be mounted directly on a printed-wiring board. On such a standard printed-wiring board PAA 1 up to four PA 1's can be mounted, the next position in the chassis being left empty.

To ensure proper cooling of the unit, the PA 1 has to be mounted in such a way that a free flow of air through it is guaranteed.

INPUT DATA

Input Signal Requirements 2)

A d.c. voltage level is applied to terminal W.

Output-transistor conducting

Voltage
$$-V_{W} = \frac{\text{max. } 0.2 \text{ V}}{\text{min. } 0 \text{ V}}$$

Output-transistor non-conducting

Voltage
$$-V_{W} = min. 4.25 V$$

Current
$$-I = min. 0.1 mA 1$$

OUTPUT DATA

Output Signal Characteristics 2)

Output transistor conducting


Voltage
$$-V_Q = max. 0.75 V$$

Load current
$$-I_Q = max. 600 \text{ mA 1}$$

Output transistor non-conducting

Voltage
$$-V_Q = max$$
. 60 V (dependent on the value of V_{N12} which is abs. max. 60 V.)

Leakage current
$$-1_{Q} = \max. 14.5 \text{ mA}$$
 1)



¹⁾ The sign is positive when the current flows towards the unit.



²⁾ These data apply to the most adverse working conditions for a combination of units, namely to supply voltages $V_N = -5.4 \, \text{V}$ and $V_p = +6.6 \, \text{V}$. Unless differently specified, all the voltage and current figures quoted represent absolute maximum values.

Switching and Delay Times (for orientation only)


A square wave input signal is applied with an amplitude of $4.25 \, \text{V}$, a rise time of max. $2.2 \, \mu s$ and a fall time of max. $2.5 \, \mu s$

Unit loaded with a resistor of 100Ω

Rise delay	t _{rd}	=	max.	15 µs
Rise time	†	=	max.	120 µs
fall delay	† _{fd}	=	max.	70 µs
fall time	† _f	=	max.	60 µs

Unit loaded with an inductive load

The unit is provided with a built-in diode to protect the output transistor against voltage transients which occur when an inductive load is switched. This protection is realised at the expense of a very long fall delay time of the current in this load. At supply voltages below 60 V, however, a wire jumper in series with this diode can be interchanged with a resistor to decrease this delay time. The maximum permissible value of this resistor is given in the figure below, with the current flowing through the load at the moment of switching-off as parameter.



DUAL DECADE COUNTER

The unit 2.DCA 2 contains two identical decade counter units, mounted on a printed wiring board. Each counter consists of four flip-flops FF3, connected to operate in the 1-2-4-8 code. To achieve this operation, it is provided with a gate-diode with the result that six of the sixteen possible positions are skipped. The flip-flops can be reset by means of a common positive signal.

The reset diodes D_1 up to D_8 inclusive and the gate-diodes D_9 and D_{10} are mounted on the printed wiring board as well.

The printed wiring board is provided with plated-through holes and single-sided gold-plated contacts.

With the mating connector, 2422 020 52592, not supplied with the dual decade counter, the printed wiring board of standard dimensions (121.8 mm \times × 180.3 mm \times 1.6 mm) can be used directly in the standard mounting chassis, catalog number 4322 026 38240.

The fixation of the circuit blocks FF3 to the p.w. board is secured by means of locking tags, catalog number 4322 026 33690.


Pulse repetition frequency range: 0 - 100 kHz

Ambient temperature range: -20 to +60 °C

Weight: approx. 210 g







Terminal

 $13 = Q_{1G} = output 1 flip-flop G$ $1 = V_1$ = reset input counter 1 $2 = A_1 = a.c.$ input counter 1 14 = Q_{1H} = output i flip-flop H $3 = Q_{2A} = output 2 flip-flop A$ 15 = Q2H = output 2 flip-flop H 4 = Q_{2B} = output 2 flip-flop B 16 = Q_{2G} = output 2 flip-flop G $5 = Q_{2C} = output \ 2 \ flip-flop \ C$ 17 = Q_{2F} = output 2 flip-flop F 6 = Q_{2D} = output 2 flip-flop D 18 = Q_{2E} = output 2 flip-flop E 7 = Q_{1D} = output 1 flip-flop D $19 = A_2 = a.c.$ input counter 2 $8 = Q_{1C} = output 1 flip-flop C$ $20 = V_2$ = reset input counter 2 9 = Q_{1R} = output 1 flip-flop B = common negative supply 21 = N= common positive supply $10 = Q_{1A} = output 1 flip-flop A$ 22 = P11 = Q_{1F} = output 1 flip-flop E 23 = E = common supply 0 V 12 = Q_{1F} = output 1 flip-flop F

Power Supply

Terminal 21:	$V_N = -6V \pm 5\%, -I_N = 70 \text{ mA}$	Nominal value of the
22:	$V_{p} = +6V \pm 5\%, I_{p} = 4.8 \text{ mA}$	current
23:	$V_{c} = 0 V$,

B76


Notes:

- When a current is flowing towards the unit, the positive sign is used
- The data given apply to the most adverse supply voltages for a combination of units, namely

 $V_N = -5.7 \, \text{V}$ and $V_P = +6.3 \, \text{V}$ The temperatures -20 °C and +60 °C, and the tolerances

on the supply voltages are absolute limiting values.

Dimensions and Terminal Location




INPUT DATA

Input Signal Requirements

Trigger Input Signal (A1 and/or A2 terminals)

A positive-going voltage step is applied to terminal A. This voltage step advances the counter one position.





Voltage N_{AM} $= min. -0.7 V_N$ = max.- VN = min. 0 V = max. 0.2V $I_{A1D}(I_{A2D}) = min. 1.75 mA$ Required direct current Required current during the transient $I_{\Delta 1T} (I_{\Delta 2T}) = \min$. averaged over 0.4 µs = min. 4.5 mA $0.7 \, \mu s$ $= max. 0.7 \mu s$ Rise time Pulse duration = min.1 μs t₁ = min. †2 8 µs 1 V Input noise level = max.peak to peak

Reset Input Signal (V₁ and/or V₂ terminals)

For resetting the counter a positive d.c.voltage is applied to terminal V. This signal causes all Q_1 -terminals to reach a "negative-high" and all Q_2 -terminals to reach a "negative-low" level.

Input level during reset

Voltage $\begin{array}{cccc} V_{v1} \, (V_{v2}) & = \min, & 1 \, V \\ & & = \max, & 10 \, V \\ \\ \text{Current} & I_{v1} \, (I_{v2}) & = \min, & 3.6 \, \text{ mA} \end{array}$

During counting it is recommended that terminal \vee_1 and/or \vee_2 are connected to a voltage level.

OUTPUT DATA

These data apply to the various flip-flop stages.

Output Signal Characteristics

Transistor non-conducting

Voltage:

 $-V_Q = min. -0.7V_N$

Available direct current

 $I_{OD} = max. 0.7 mA$

Transistor conducting

Voltage


 $-V_Q = max.$ 0.2V = min. 0V

		outp	ut Q1	ΟU	output Q2		
		Flip-Flop A-B-C E-F-G-	Flip-Flop D-H	Flip-Flop A-E	Flip-Flop B-F	Flip-Flop C-G	Flip-Flop D-H
max. available current during transient -IQT	averaged over 0.4 µs	11 mA	11 mA	4 mA	5mA	6mA	11 mA
	averaged over 0.7 µs	14 mA	14 mA	9 mA	9.5 mA	10 mA	14mA
maximum available direct current -IQD		6mA	5.1 mA	3.4mA	4.25 mA	5.1 mA	6mA

Maximum Speed:

For all loads within the limits mentioned above, also applied simultaneously, the maximum counting speed of $100\ kHz$ is guaranteed.

Output levels during counting



The output levels at the Q2-terminals are shown in the figure above.

Note that when a ${\bf Q}_2$ output is at "negative-low" level the corresponding ${\bf Q}_1$ output is at "negative-high" level and vice versa.

After 10 positive-going voltage steps at the input terminal A_1 (A_2), the output terminal Q_{2D} (Q_{2H}) delivers one positive-going voltage step, whilst the decade counter has resumed its initial position, namely all Q_2 -terminals being at 0V level.



REVERSIBLE COUNTER

The unit BCA 1 consists of five flip-flops FF4 and five dual pulse logic's 2.PL2, mounted on a printed-wiring board, interconnected to operate as a bi-directional shift register. A bi-directional decade counter can be realised by interconnecting the gate (G)-terminals of the first flip-flop with the output (Q)-terminals of the fifth flip-flop and the gate (G)-terminals of the fifth dual pulse logic with the output (Q)-terminals of the first flip-flop. These interconnections have to be made externally in such a way that the Q1- respectively Q2-terminal has to be connected with the corresponding G1- respectively G2-terminal.

The flip-flops can be reset by means of a common positive signal. The five reset diodes D₁ up to D₅ inclusive are mounted on the printed-wiring board as well. The printed-wiring board is provided with plated through holes and single sided gold plated contacts.

With the mating connector catalog number 2422 020 52592, not supplied with the reversible counter, this printed-wiring board of standard dimensions (121.8 mm \times 180.3 mm \times 1.6 mm) can be used directly in the standard mounting chassis catalog number 4322 026 38240. The fixation of the circuit blocks FF4 and 2.PL2 is secured by means of locking tags catalog number 4322 026 33690.

Pulse repetition frequency range:

0 - 70 kHz

Ambient temperature range:


-20 to +60 °C

Weight:

approx. 250 g







Power Supply

Terminal 21:

22:


$$V_N = -6V \pm 5\%$$
, $-I_N = 55 \text{ mA}$ Nominal value of the $V_P = +6V \pm 5\%$, $I_P = 3 \text{ mA}$

23: $V_F = 0 \vee$

Notes

- When a current is flowing towards the unit, the positive sign is used
- The data given apply to the most adverse supply voltages for a combination of units, namely $V_{NI} = -5.7 \text{ V} \text{ and } V_{P} = +6.3 \text{ V}$
- The temperatures -20 °C and +60 °C and the tolerances on the supply voltages are absolute limiting values

Dimensions and terminal location



INPUT DATA

Input Signal Requirements


Trigger Input Signal (A₁ or A₂ terminal)

A positive-going voltage step is applied to terminal A. When this voltage step is applied to terminal A_1 the counter advances one position, when it is applied to terminal A_2 the counter reverses one position.



Voltage
$$V_{AM} = min. -0.7 V_{N}$$

= max. - V_{N}
- $V_{0} = min.$ 0V
= max. 0.2V



Required direct current

$$I_{A1D}(I_{A2D}) = min.$$
 8.8 mA

Required current during the transient: averaged over 0.4 µs

$$I_{A1T}(I_{A2T}) = min.$$
 30 mA

$$= min. 22.5 mA$$

Rise time

Pulse duration

Input noise level

$$t_r = max. 0.7 \mu s$$

$$t_2 = \min.$$
 11 µs

$$V_n = max.$$
 1V p-p

Gate Input Signal (G_1 and G_2 or G_3 and G_4 terminals)

Ad.c. voltage level is applied to these G-terminals

	gate ope	gate closed		
Voltage	$-V_G = min.$	0∨	min.	\vee_{AM}
	= max.	0.2	max.	-V _N
Required gate current caused by negative transient of $V_{\mbox{AM}}$	I _{GD} = min.	1.75 mA	min.	1.2 mA
Required average current during the positive transient of $V_{\mbox{\scriptsize G}}$	I _{GT} = min.	1.6mA		
Gate setting time when the gate input level changes at				
random	tGS = min.	17 µs	min.	25 µs
when the gate input level changes within 2 µs after the positive going				
edge of the trigger signal	t _{GS} = min.	11 µs	min.	liμs
Notes - The latter applic	or to the shift	t rogister	configu	ration so

- Notes
- The latter applies to the shift register configuration so that the max. shift frequency is approximately 70 kHz
- During triggering the G levels should not be at zero voltage level simultaneously
- The gate setting time is the required waiting time between the last G level change and the positive-going edge of the trigger pulse

Reset Input Signal (V-terminal)

For resetting the counter a positive d.c. voltage is applied to terminal V. This signal causes all Q_1 -terminals to reach a "negative high" and all Q_2 -terminals to reach a "negative low" level.

Input Level during Reset

Voltage
$$V_v = min.$$
 1 V $= max.$ 10 V

During shifting it is recommended that terminal V is connected to a voltage level:

Voltage
$$-V_{V} = min. 0.4V$$

Current
$$-1_{V} = min. \ 0.15 \text{ mA}$$

$$(at -V_{V} = 0.4 \text{ V})$$

OUTPUT DATA

These data apply to the various flip-flop stages:

Output Signal Characteristics

Transistor non-conducting

Voltage
$$-V_Q = min. -0.7 V_N$$

Available direct current
$$I_{QD}^{= max}$$
. 0.7 mA

Transistor conducting


		flip-flops	flip-flops
		B-C-D	A-E
available current during the transient –IQT	averaged over 0.4 µs	max. 8 mA	max. 9.4mA
	averaged over 0.7 μs	max. 11 mA	max.12.4mA
available direct	current -IQD	max. 3.75 mA	ma×. 4.25 mA

These current data apply to the unit, operating as a bi-directional shift register. When the unit is interconnected to form a bi-directional decade counter the lowest current values of $-I_{\rm OT}$ and $-I_{\rm OD}$ are valid for all flip-flops.



Output levels during counting, when the unit is externally interconnected to form a bi-directional decade counter. To this end terminals 2 and 5, 3 and 4, 12 and 15, 13 and 14 have to be connected.


The output levels at the Q-terminals can be taken from the figure below.



Note that after 10 positive-going voltage steps at the input terminal A1 (A2), the output terminal Q2E (Q2A) delivers one positive-going voltage step, whilst the decade counter has retaken its initial position, namely all Q2-terminals being at 0V level.

<u>=</u>

DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-6

This assembly contains one decade counter together with the decoding and driving circuits for the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080, mounted on a printed-wiring board.

The counter consists of four flip-flops FF 3 (catalog number 2722 001 00021), connected to operate in the 1-2-4-8 code. The flip-flops can be reset by means of a common positive signal; the reset diodes D_1 up to and including D_4 are mounted on the printed-wiring board as well.

The printed-wiring board, provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material.


With the mating connector, catalog number $2422\ 020\ 52591$, (not supplied with the DCA3), this printed-wiring board of standard dimensions (121.8 mm x 180.3 mm x 1.6 mm), can be used directly in the standard mounting chassis (catalog number $4322\ 026\ 38240$).

The circuit blocks FF 3 are secured to the printed-wiring board by means of locking tags (catalog number 4322 026 33690).

Pulse repetition frequency range: 0 - 100 kHzAmbient-temperature range: -20 to + 60 °CWeight: approx. 150 g

April 1969 | B87

CIRCUIT DATA



Terminals		1a	components	side 23a
1 =	not connected	1		23
2 =	internal connection			
3 =	not connected			
4 =	internal connection			
5 =	not connected			
6 =	not connected			
7 =	not connected			
8 =	not connected			
	output 1 flip-flop A			
	output 2 flip-flop B			
11 = _	not connected			
	output 1 flip-flop C			
$13 = D = Q_{1D} =$	output 1 flip-flop D			
$14 = D = Q_{2D} =$	output 2 flip-flop D			
	output 2 flip-flop A			
$16 = W_4 =$	W ₂ of flip-flop B			
$17 = W_2 =$	W ₂ of flip-flop A			
$18 = W_7 =$	W ₁ of flip-flop D			
$19 = W_5 =$	W ₁ of flip-flop C			
20 =	not connected	6.77		
21 = N =	common negative suppl			
22 = P =	common positive supply	7 +6 V		
23 = E =	common supply 0 V			
1a = Q9 =	digit number 9			
2a = Q ₈ =	digit number 8			
3a = Q7 =	digit number 7			
$4a = Q_6 =$	digit number 6			
5a = Q5 =	digit number 5			
6a = Q ₄ =	digit number 4			
$7a = Q_3^{-1} =$	digit number 3			
$8a = Q_2 =$	digit number 2			
$9a = Q_1 =$	digit number l			
$10a = Q_0 =$	digit number 0			
$11a = \overline{B} = Q_{1B}$	g = output I flip-flop B			
12a =	not connected			
13a =	not connected			
	c = output 2 flip-flop C			
$15a = W_6 =$	W ₂ of flip-flop C			
16a = W ₈ =	W_2 of flip-flop D			
$17a = W_3 =$	W_1 of flip-flop B			
$18a = W_1 =$	W ₁ of flip-flop A			
$19a = A_1 =$	a.c. input counter			
$20a = V_1 =$	reset input counter			
21a =	not connected			
22a =	not connected			
23a = E =	common supply 0 V			

Power supply

Terminal 21 :
$$V_N$$
 = -6 V ±5 %, $-I_N$ = 42 mA nominal value 22 : V_P = +6 V ±5 %, I_P = 8.8 mA of the current 23 = 23A : V_E = 0 V

Notes


- The data given apply to the most adverse supply voltages for a combination of units, namely V_N = -5.7 V and V_P = +5.7 V.
- The temperatures $-20\,^{\rm o}{\rm C}$ and $+60\,^{\rm o}{\rm C}$ and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input signal requirements

Trigger input signal (terminal A1)

A positive-going voltage step is applied to terminal $\mathrm{A}_1.$ This voltage step advances the counter one position.



= min. $-0.7 V_N$ Voltage $V_{AM} = max.$ = max. 0.2 V I_{A_1D} = min. 1.75 mA Required direct current Required current during the transient averaged over 0.4 µs 6 mA = min. $I_{A_1T} = \min$. over 0.7 µs 4.5 mA Rise time = max. $0.7~\mu s$ tr Pulse duration = min. $1 \mu s$ t_1 t2 = min. 8 µs

Reset input signal (terminal V1)

For resetting the counter a positive d.c. voltage is applied to terminal V_1 . This signal causes all terminals Q_1 to reach a "negative high" and all terminals Q_2 to reach a "negative low" level.

Input level during reset

Current
$$I_{V_1} = \min. 3.6 \text{ mA}$$

During counting it is recommended that terminal \textbf{V}_{1} is connected to a voltage level.

Current
$$-I_{V_1} = \min. \ 0.12 \ \text{mA (at } -V_{V_1} = 0.4 \ \text{V})$$

D.C. input (terminals W)

A d.c. voltage level is applied to terminals W_1 up to and including W_8 . A positive voltage drives the corresponding transistor into the non-conducting state and a negative voltage drives the transistor into the conducting state.

Transistor conducting

Current = min.
$$0.6 \text{ mA}(-V_W = \text{max}.0.4 \text{ V})$$

= max. 15 mA

" - max. 15 i

Transistor non-conducting

Voltage
$$V_{W} = \min_{max.} 0.2 \text{ V}$$

Current $I_W = \min. 0.9 \text{ mA}$

OUTPUT DATA

Decade counter section

The outputs of the counter (A, \overline{A} , B, \overline{B} , etc.) may furthermore be loaded with two gate invertors GI or two negative AND-gates. Output D of the last flip-flop is then still capable to drive a next decade.

A, B, C and D are the outputs of the flip-flops which are at 0 V level, when the decade is set on digit number 0.



Output transistor conducting

Voltage
$$-V_{Q} = \frac{\min. \quad 0 \text{ V}}{\max. \quad 0.2 \text{ V}}$$

Output transistor non-conducting

Voltage $-V_{Q} = \underset{\text{max.}}{\text{min. } 0.7 \text{ } V_{N}}$

Available direct current (in mA) $I_{QD} = 0.1 \ 0.13 \ 0.1 \ 0.1 \ 0.1 \ 0.1 \ 0.1 \ 0.1 \ 0.1 \ 0.1$

Numerical indicator tube driver

The outputs Q_0 (terminal 10a) up to and including Q_9 (terminal 1a) have to be connected to the pins k_0 up to and including k_9 of the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.


The anode of these tubes has to be connected via a resistor R_a to the high voltage power supply V_b .


Output transistor conducting

Voltage $V_Q = max. 3.2 V$ Current $I_O = max. 6 mA$


The available output current (I_Q) of the ten numerical outputs Q_0 up to and including Q_9 is sufficient to deliver the required current for the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.


The relation between the permitted value and tolerances of the high voltage supply V_b and the corresponding anode series resistor R_a for the various indicator tubes over the whole temperature range is given in the following graphs.












Wiring capacitance at each Q-output: max. 500 pF

DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-8

This assembly contains two BCD-to-decimal decoding and driving circuits for the numerical indicator tubes ZM 1000, ZM 1020, ZM 1040 or ZM 1080, mounted on a printed-wiring board.

The 2.ID 1 has been designed to operate in conjunction with decade counters in the 1-2-4-2 (jump at 8) or 1-2-4-8 code, e.g. the dual decade counter assembly 2.DCA 2 (catalog number 2722 009 00011).

The inputs A, \overline{A} , B, \overline{B} , C, \overline{C} , D, \overline{D} and A', $\overline{A'}$, B', $\overline{B'}$, C', $\overline{C'}$, D', $\overline{D'}$ have to be connected to the corresponding outputs of the four flip-flops of the decade counter.

The inputs A, B, C, D and A', B', C', D' have to be at the "0" level for the digit number 0 to be indicated.

The printed-wiring board, provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material. With the mating connector (catalog number 2422 020 52591), not supplied with the 2.ID 1, this printed-wiring board of standard dimensions (121.8 mm x 180.3 mm x 1.6 mm) can be used directly in the standard mounting chassis (catalog number 4322 026 38240).


Ambient-temperature range:

 $-20 \text{ to } +60 \, ^{\circ}\text{C}$

Weight

approx. 100 g

April 1969 B95



Terminals

1 = internal connection

internal connection

3 = A = to be connected to output Q of first flip-flop

4 = C =to be connected to output Q of third flip-flop

 $5 = \overline{A} = \text{to be connected to output } \overline{Q} \text{ of first flip-flop}$ 6 = B = to be connected to output Q of second flip-flop

 $7 = \overline{D} = \text{to be connected to output } \overline{Q} \text{ of fourth flip-flop}$

 $8 = \overline{C} = \text{to be connected to output } \overline{Q} \text{ of third flip flop}$

 $9 = \overline{B} = \text{to be connected to output } \overline{Q} \text{ of second flip-flop}$

10 = D = to be connected to output Q of fourth flip-flop

decade counter 1

```
11 =
             internal connection
            internal connection
13 = A' = to be connected to output Q of first flip-flop
14 = C' = to be connected to output Q of third flip-flop
15 = \overline{A}^{\bullet} = to be connected to output \overline{Q} of first flip-flop
16 = B^{\bullet} = to be connected to output Q of second flip-flop
                                                                                    decade counter 2
17 = \overline{D}' = \text{to be connected to output } \overline{Q} \text{ of fourth flip-flop}
18 = \overline{C}' = \text{to be connected to output } \overline{Q} \text{ of third flip-flop}
19 = \overline{B}^{\bullet} = to be connected to output \overline{Q} of second flip-flop
20 = D' = to be connected to output Q of fourth flip-flop
```

21 = N = common negative supply -6 V

22 = P = common positive supply + 6 V

23 = 23a = E = common supply 0 V

Ia up to and including 10a = numerical outputs Q_0 up to and including Q_9 to drive numerical indicator tube 1

11a up to and including 20a = numerical outputs Q'₀ up to and including Q'₉ to drive numerical indicator tube 2

Power supply

Terminal 21:
$$V_N$$
 = -6 V \pm 5%, -I_N = 8.5 mA
22: V_P = +6 V \pm 5%, I_P = 7 mA nominal value of the current required for one ID1
23: V_R = 0 V common

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely: $V_N = -5.7 \text{ V}$ and $V_P = +6.3 \text{ V}$
- The temperatures -20 °C and +60 °C and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input at "0" level

Input signal requirements (terminals A, \overline{A} , A', $\overline{A'}$, etc.)

Voltage	$-V_{I} = \min_{max. 0.2 \text{ V}} V$					
	Α,	A', Ā, Ā'	B, B', \overline{B} , $\overline{B'}$, C, C', \overline{C} , $\overline{C'}$, D, D'	D, D'		
Required direct current	II	0 mA	2.1 mA	0 mA		
Required transient current	I_{QT}	0 mA	I.1 mA	0 mA		

= min. 0 V

Input at negative high level

Voltage
$$-V_{I} = \underset{\text{max.}}{\text{min. 0.7 V}}_{N} V_{N}$$

Input impedance

equivalent to a capacitance of approx. 150 pF

Operational data

- When an ID 1 is driven from a decade counter with flip-flops operating in the 1-2-4-8 code, these flip-flops may be additionally loaded with two negative AND-gates, or with two GI's if the decade counter is equipped with FF 3 flip-flops, or with one GI if the decade counter is equipped with FF 1 flip-flops. Output D of the last flip-flop is capable of driving a following decade counter.
- A, B, C, D and A', B', C', D' must be connected to the outputs of the flip-flops which are at "0" level, when the decade counter is set on digit number 0.

OUTPUT DATA

The outputs Q_0 up to and including Q_9 and Q_0' up to and including Q_9' have to be connected to the pins k_0 up to and including k_9 of the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.

The anode of these tubes has to be connected via a resistor R_a to the high voltage power supply V_b .

Output transistor conducting


Voltage $V_Q = max. 3.2 V$


Current $I_Q = max. 6 mA$

The available output current (I_Q) of the ten numerical outputs Q_0 (terminal 1a and 11a) up to and including Q9 (terminal 10a and 20a) is sufficient to deliver the required current for the numerical indicator tube ZM 1000, ZM 1020, ZM 1040 or ZM 1080.


The relation between the permitted value and tolerances of the high voltage supply V_b and the corresponding anode series resistor R_a for the various indicator tubes over the whole temperature range is given in the following graphs.

DUAL NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY










Wiring capacitance at each Q-output: max. 500 pF

ACCESSORIES FOR CIRCUIT BLOCKS

1 - SERIES



POWER SUPPLY UNIT



15945/4

Input voltage Output voltage

220 V_{ac} and 235 V_{ac} +6 V_{dc} and -6 V_{dc}

APPLICATION

This power supply unit has been designed for use with the circuit blocks of the $100\ \text{kHz}$ - and the 1-series. However, it is also suitable as a supply for other transistorised circuits.

CONSTRUCTION

The unit is dimensioned for mounting in the standardized 19" chassis. The power supply unit fits in chassis 4322 026 38240; the base plate of the unit then replaces a side plate of the chassis. The supply unit occupies the same space as four printed-wiring boards.

Dimensions

215 x 125 x 70 mm

Weight

1.5 kg

TECHNICAL PERFORMANCE					
Input voltage	220 V _{ac} +10 %, -15 235 V _{ac} +10 %, -15	% %			
Frequency	50 to 60	Hz			
Fusing	1 A fuse in the 220 V winding only $$				
-6 V output ¹)					
Output voltage	6 V, adjustable $\pm 3~\%$ (R5)	, see diagram)			
Output current	600	mA			
Stability ratio at 220 V	450:1				
Ripple voltage	50	$mV_{ m rms}$			
Output resistance	0.3	Ω			
Output impedance at 10 kHz	0.2	Ω			
Temperature coefficient	-3	mV/deg C			
+6 V output ¹)					
Output voltage	6 V, adjustable ±3 % (R1	0, see diagram)			
Output current	150	mA			
	2.0				

Output resistance 1.5 Ω Output impedance at 10 kHz 0.5 Ω Temperature coefficient +6 mV/deg C

Operating-temperature range -20 to +60 $^{\circ}$ C

Storage-temperature range -20 to +75 $^{\circ}$ C

360:1

50 mV_{rms}

In systems requiring more than one power supply unit, the earth tags (marked "0 V") may be interconnected, the positive tags (marked "+6 V") and the negative tags (marked "-6 V") must remain strictly separated.


When a system is put into operation for the first time, the output voltages of the power supply units have to be adjusted to $6\ V$ under nominal system load.

Stability ratio at 220 V

Ripple voltage


¹⁾ All values are given for full load.





PRINTED-WIRING BOARD FOR FOUR UNITS PA 1

This printed-wiring board fits the mounting chassis 4322 026 38240. It can be used directly with the aid of the mating connector 2422 020 52592. On this board up to four PA 1's can be mounted, the next position in the chassis being left empty.



Terminal location:

$$1 = E = common supply 0 V$$

$$(interconnected to terminal 1)$$

$$2 = not connected$$

$$3 = not connected$$

$$4 = N_2 \\ 5 = N_2$$

$$5 = N_2$$

$$5 = N_2$$

$$6 = Q = output PA 1$$

$$7 = W = input PA 1$$

$$8 = N_2 \\ 9 = N_2$$

$$9 = N_2$$

$$10 = Q = output PA 1$$


$$11 = W = input PA 1$$

$$unit nr. III$$

$$unit nr. III$$

23 = E = common supply 0 V

PRINTED-WIRING BOARD FOR FOUR UNITS PA I



Material

Hole diameter

Contacts

glass epoxy with plated-through holes

1.2 mm

 1×23 , gold plated, pitch 0.2 inch



PRINTED-WIRING BOARD FOR FOUR UNITS PD 1

This printed-wiring board with standard dimensions 121.8 mm \times 180.3 mm \times 1.6 mm (4.8" \times 7.1" \times 0.0625") is intended to accomplish the mounting of maximum four pulse driver units PD 1 (catalog number 2722 001 13011).

One printed-wiring board PDA 1 with four units PD 1 mounted on it, can be used in conjunction with three reversible counters BCA 1 (catalog number 2722 009 00021).

Two units PD 1 perform shift-pulse amplifying functions between two reversible counters BCA 1, one for the forward and one for the reverse direction.


The printed-wiring board is provided with two wire jumpers for each PD 1. In case the number of trigger- and gate-inputs has to be extended, these wire jumpers can be replaced by diodes, type OA 95. The required connections with the EG- and K-terminals of the PD 1 have already been made in the print pattern.

Furthermore the printed-wiring board is provided with two plated-through holes for each unit PD 1. In case the output-pulse duration of the PD 1 has to be increased, these holes can be used for mounting the required capacitor. The terminals of this capacitor are then directly connected to the K- and L-terminals of the concerning PD 1.

Holes are provided to secure the PD 1 rigidly to the board by means of the locking tag 4322 026 33690.

With the mating connector 2422 020 52592 the printed-wiring board can be used directly in the mounting chassis 4322 026 38240.







Terminal location:

 $1 = Q_1$ = output PD 1-I

 $2 = EG_1 = extension gate input PD 1-I$

 $3 = K_1$ = extension trigger input

PD 1 **-** I

 $4 = G_1$ = gate input PD1-I

 $5 = A_1 = trigger input PD 1-I$

 $6 = Q_2 = \text{output PD } 1 - \text{II}$

 $7 = EG_2 = extension gate input PD 1-II$

 $8 = K_2 = \text{extension trigger input}$

PD 1-II

 $9 = G_2$ = gate input PD 1-II

 $10 = A_2 = trigger input PD 1-II$

 $11 = A_3 = \text{trigger input PD } 1 - \text{III}$

 $12 = G_3$ = gate input PD 1-III

13 = K₃ = extension trigger input PD 1-III

14 = EG₃ = extension gate input PD 1-III

 $15 = Q_3$ = output PD 1-III

 $16 = A_4 = trigger input PD 1-IV$

 $17 = G_4$ = gate input PD 1-IV

 $18 = K_4$ = extension trigger input

PD 1-IV

19 = EG₄ = extension gate input PD 1-IV

20 = Q4 = output PD 1 - IV

21 = N = common supply -6 V

22 = P = common supply + 6 V

23 = E = common supply 0 V

Material

Hole diameter

Contacts

glass epoxy with plated-through holes

1.2 mm

1 x 23, gold plated, pitch 0.2 inch


INPUT AND OUTPUT DATA

See specification of pulse driver unit PD 1 (catalog number 2722 001 13011)

B110 | April 1969

EXPERIMENTERS' PRINTED—WIRING BOARDS

These experimenters' printed-wiring boards are very suitable for circuit blocks of the 100 kHz- and 1-Series.



Material copper-clad phenolic resin bonded paper

Grid pitch 5.08 mm (0.2 inch)

Contacts gold plated, pitch 0.2 inch

single sided double sided 2 x 38 days 4 x 38

Holes with holes -

Catalogue number 4322 026 34900 4322 026 34910


April 1969

B111

PRINTED-WIRING BOARD

This printed-wiring board is intended for mounting circuit blocks of the $100\ kHz$ - and 1-Series.

It fits the mounting chassis 4322 026 38240.



Material

Hole diameter

Contacts

copper-clad phenolic resin bonded paper

with punched holes

1.3 mm

1 x 23, gold plated, pitch 0.2 inch


April 1969



EXPERIMENTERS' PRINTED—WIRING BOARD

This experimenters' printed-wiring board is very suitable for circuit blocks of the $100\ kHz\text{-}$ and 1-Series.

It fits the mounting chassis 4322 026 38240.



Material

copper-clad phenolic resin bonded paper

with punched holes

Grid pitch

5.08 mm (0.2 inch)

Hole diameter

1.3 mm


Contacts

1 x 23, gold plated, pitch 0.2 inch

April 1969 | B115

PRINTED-WIRING BOARD

This printed-wiring board for 100 kHz- and 1-Series circuit blocks can accommodate 8 horizontally mounted blocks. Combination of circuit blocks with discrete components is easily possible on this board. It fits the mounting chassis 4322 026 38240.



Material

Hole diameter

Contacts

copper-clad phenolic resin bonded paper with plated-through holes


1.2 mm

1 x 23, gold plated, pitch 0.2 inch

B117

PRINTED-WIRING BOARD

This printed-wiring board is intended for mounting circuit blocks of the 100 kHz-and 1-Series. It fits the mounting chassis 4322 026 38240.



Material

Hole diameter

Contacts

copper-clad phenolic resin bonded paper with plated-through holes


1.2 mm

1 x 23, gold plated, pitch 0.2 inch

April 1969 | B119

EXPERIMENTERS' PRINTED—WIRING BOARD

This experimenters' printed-wiring board (with extractor) is very suitable for circuit blocks of the $100~\mathrm{kHz}$ - and 1-Series. It fits the mounting chassis 4322~026~38230.



Material phenolic resin bonded paper with holes;

on both sides are copper lands around

each hole

Grid pitch 5.08 mm (0.2 inch)

Hole diameter 1.3 mm


Contacts 2 x 22, gold plated, pitch 0.156 inch

April 1969 | B121

EXPERIMENTERS' PRINTED-WIRING BOARDS

These experimenters' printed-wiring boards (with extractor) are very suitable for circuit blocks of the 100 kHz- and 1-Series.

They fit the mounting chassis $4322\ 026\ 38240$.



4322 026 38690

Material phenolic resin bonded paper

glass epoxy

Grid pitch 5.08 mm (0.2 inch)

Catalogue number

Holes diameter 1.3 mm; on both sides of the

4322 026 38630

board are copper lands around each hole

Contacts 2 x 23, gold plated, pitch 0.2 inch

April 1969 || B123





LOCKING TAG



Circuit blocks of the 100 kHz- and 1-Series mounted parallel to the printed-wiring board can be secured rigidly by means of this small tag, which permits soldering in a standard 1.3 mm diameter hole. The minimum supply quantity is 1000 pieces.



April 1969



STICKERS

These are drawing symbols of circuit blocks printed on self-adhesive, transparent material. They can be used for fast preparation of system drawings. The drawing symbols are as shown on the data sheets of the relevant circuit blocks.

The stickers are available in rolls, each containing 1000 drawing symbols of the same type of circuit block. Each sticker can be separately detached from the roll, without cutting.

for circuit block	catalog number of a
of type	roll with 1000 stickers
FF ⁻ 1	4322 026 35780
FF 2	4322 026 35790
FF3	4322 026 35800
FF4	4322 026 35810
2.3.N1	4322 026 35820
2.2.N1	4322 026 35830
2.3.P1	4322 026 35840
2.2.Pl	4322 026 35850
2.PL1	4322 026 35860
2.PL 2	4322 026 35880
EF 1/IA 1	4322 026 35890
2.EF1	4322 026 35900
2.IA 1	4322 026 35910
2.EF 2	4322 026 35920
2.IA 2	4322 026 35930
2.GI 1	4322 026 34620
PS 1	4322 026 35950
PS 2	4322 026 36820
PR 1	4322 026 36830
OS 1	4322 026 35960
OS 2	4322 026 35980
PD 1	4322 026 30710
PA I	4322 026 07760
1 11 1	1022 020 07700



April 1969 | B127

Circuit blocks for ferrite core memory drive





INTRODUCTION

In the development and manufacture of magnetic core memories it is essential to have a profound knowledge of the specific characteristics and requirements that are imposed on the core drive circuits.

These circuits should perform their functions with accuracy, efficiency and reliability and this can be met by a proper design and care in manufacture. The different properties of the various cores as well as their responses, dependent on the number of cores per matrix plane and the number of planes per stack, make great demands on those responsible for the design of the complete system and in particular the development of the basic circuits.

The core drive units in this series have been designed especially for properly performing the specific functions in magnetic core memories, such as the sense amplifier, the selection switch, the selection gate and the pulse generator. They should be used in conjunction with $100~\rm kHz$ -series circuit blocks.

The following four circuit blocks for driving and reading core memories are available:

description	abbreviation	catalog number	page
dual selection switch	2.SS1	2722 001 14001	C5
selection gate	SG1	2722 001 04001	C9
pulse generator	PG1	2722 001 12001	C11
	RA2A	2722 001 09011	015
read amplifier	RA2B	2722 001 09021	C15

These circuit blocks have been developed as a part of the complete range of standard 100 kHz circuit blocks. For this reason reference is made to the section "Circuit Blocks 100 kHz Series" for CONSTRUCTION and TEST SPECIFICATION.

=

April 1969 C3



DUAL SELECTION SWITCH

Colour: blue

The unit 2.SS1 contains two identical circuits designed to operate as current switches in series with the drive wires of a ferrite-core memory.

The switching of the n-p-n output transistor is controlled by a d.c. input level applied to a built-in pre-amplifier stage.

Frequency range

: 0 - 100 kHz

Ambient temperature range: operating

0 to 60 °C

storage

- 25 to 75 °C : approx. 20 g

Weight

drawing symbol

| 10 | 7 | 9 | 6 | 3 | N | S₁ | S₂ | R₂ | 2.SS1 | L₁ | W₁ | W₂ | L₂ | | 5 | 1 | 2 | 4 | 7751416

CIRCUIT DATA




Fig 1

Terminal $1 = W_1 = control$ input 1 $2 = W_2 = control$ input 2 3 = N = supply - 6V $4 = L_2 = current$ supply T2 $5 = L_1 = current$ supply T1 $6 = R_2 = switch 2$ in $7 = S_1 = switch 1$ out 8 = control connected $9 = S_2 = switch 2$ out $10 = R_1 = switch 1$ in =

Power supply

Terminal 3:
$$V_N = -6V \pm 2\%$$
, $-I_N = 8 \text{ mA (nominal value)}$

Terminals 4 and 5 via a current stabilisation circuit (either resistor or transistor) to $V_{\rm p}$.

$$V_p = +6V + 2\%$$
, $I_p = \max 25 \,\text{mA}$ each terminal

Terminals 6 and 10 : I_{RS} see output data

APPLICATION DATA

The unit is normally used in combination with other standard circuit blocks for ferrite-core memory operation.

Control input (W-terminals)

The W terminals are directly connected to the output terminals of the driving selection gate SG1.

Line input (L-terminals)*

The L terminals are connected to a current source which can be common to all selection switches operating at the same side of the core matrix (Fig 2).

For the selection switches operating at the negative supply voltage side of the matrix (terminals 5 of both units 2.SS1 in Fig 2):

Required current

$$I_L = approx. 15 mA (16 mA)^{**}$$

Note

- Usually a $620\Omega \pm 5\%$ ($510\Omega \pm 5\%$)** resistor is used between the inter-connected L terminals and the +6V supply.

For the selection switches operating at the positive supply voltage side of the matrix (terminals 4 of both units 2.SS1 in Fig 2):

Required current

$$I_{L} = approx. 23 \, \text{mA} \, (25 \, \text{mA})^{**}$$

Notes

– Usually a grounded base transistor (e.g. type ASY 80) with a collector resistor of $47\Omega\pm5\%$ and an emitter resistor of approx. $270\Omega\pm5\%$ ($220\Omega\pm5\%$)** is used between the interconnected L terminals and the +6V supply.

* I_ = 0mA	T ₁ and T ₂ non-conducting
$I_L = 16 \mathrm{mA}$	T ₁ conducting
$I_1 = 25 \mathrm{mA}$	T ₂ conducting
$I_L = 41 \text{ mA}$	T ₁ and T ₂ conducting

** The values between brackets are given with respect to a switch current of 310 mA.

- For memories in which the group selection principle is applied a voltage of max. 2 V can be tolerated across the drive wire during the switching-on of the drive current.

Output (R- and S-terminals)

The output terminals are connected in series with a group of drive wires.

Selection switch conducting

Current

 $I_{RS} = max. 250 \text{ mA} (310 \text{ mA})^{**}$

Voltage

VRS = max. 0.8 V peak

Selection switch non-conducting

Current

IRS = max. 0.1 mA




Fig.2

Notes

- When a current is flowing towards the unit, the positive sign is used.
- Unless differently specified, all voltage and current figures quoted represent absolute limiting values.



^{**} The values between brackets are given with respect to a switch current of 310 mA.

SELECTION GATE

Colour: orange

The unit SG1 is designed to perform a two-level AND operation between address register and selection switches in ferrite-core memories.

The W input AND gate which decodes the selection register information, is followed by a twin two-input AND gate to perform the Read/Write control function.


Frequency range : 0 - 100 kHz

Ambient temperature range:


operating 0 to +60 °C storage -25 to +75 °C

Weight : approx. 20 g

drawing symbol



CIRCUIT DATA



Terminal $1 = W_1 = address - selection input 1$

 $2 = W_2 = address - selection$ input 2

 $3 = W_3 = address - selection input 3$

 $4 = W_4 = address - selection$ input 4

 $5 = W_5 = address - selection input 5$

 $6 = L_1 = Read/Write control input 1$ $7 = L_2 = Read/Write control input 2$

8 = N = supply -6.V

 $9 = Q_2 = \text{output } 2$

 $10 = Q_1 = \text{output } 1$

Power supply

Terminal 8:
$$V_N = -6V + 2\%$$
, $-I_N = 2mA$ (nominal value)

APPLICATION DATA

The unit is normally used in combination with the dual selection switch 2.SS 1 and other circuit blocks for ferrite-core memory operation.

Selection input (W-terminals)

The W terminals are connected to the flip-flops in the address selection register. Depending on the size of the memory, this connection is done directly or via adequate amplifier stages.

Voltage
$$\begin{array}{ccc} \sim V_{\mbox{W}} = \mbox{max } 0.2 \mbox{V} \\ \mbox{Required current} & I_{\mbox{W}} = \mbox{min } 1 \mbox{ mA at } V_{\mbox{W}} = 0 \mbox{V} \\ \end{array}$$

Read/Write control input (L-terminals)

The L_1 and L_2 terminals are connected to opposite voltage levels, normally derived from a Read/Write control flip-flop. Depending on the memory capacity, the interconnected L_1 respectively L_2 terminals are driven directly or via a 2.1A1-2.1A2 amplifier chain.

Voltage
$$-V_{\perp} = \max 0.2 \text{ V}$$

Required current $I_{\parallel} = \min 1 \text{ mA at } V_{\parallel} = 0 \text{ V}$

Output (Q-terminals)

The Q terminals are directly connected to the W terminals of the driven dual selection switch (2.SS1).

Notes

- When a current is flowing towards the unit, the positive sign is used.
- Unless differently specified, all voltage and current figures quoted represent absolute limiting values.

PULSE GENERATOR

Colour: green

The unit PG 1 has been designed to operate as a drive current switch for the drive (X and Y) wires and the inhibit (Z) wires of a ferrite-core memory.


The switching of the n-p-n output transistor is controlled by an input level change applied to a built-in pre-amplifier stage.

Frequency range : 0 - 100 kHz

Ambient temperature range:

operating - 20 to +60 °C storage - 25 to +75 °C

Weight : approximately 20 g



drawing symbol

CIRCUIT DATA

Terminal 1 = R = drive current input

2 = K =to be connected to terminal 4

3 = O= to be connected to terminal 4

4 = S = drive current output

5 = E = common supply 0 V


6 = L = terminal for external capacitor

 $7 = M = supply - 6V^*$

 $8 = N = \text{supply} - 6V^*$

9 = W = d.c. input

10 = A = trigger input



* Depending on the application, see Fig 4 and table "Switching and delay times".

Power supply

Terminal 5: V_F = 0V common

7 or 8: $V_N = -6V \pm 2\%$, $-I_N = 50 \text{ mA (nominal value)}$

Terminal 3 and 4 or 2 and 4: see Fig 3a or b, - Is Terminal 1 : see Fig 3a or b, IR see output data PG 1


APPLICATION DATA

The unit is normally used in combination with other standard circuit blocks, for ferrite-core memory operation.

Input circuit PG 1

The PG 1 is normally triggered by the Q-output of an IA 1 or IA 2 inverter amplifier by connecting this output to input terminal A. For proper functioning a diode must be connected between the terminals A and W (cathode to terminal A), see Fig 2. A positive going input signal applied to the PG 1, switches the output transistor into the conducting state.

Driving requirements of the PG 1



Output data PG 1

The output terminals R and S are connected in series with a group of X and Y wires or a Z wire.

Pulse generator conducting


	temperature	- 20 °C	2°0	60 °C
Current	I _{RS} max	250 mA	310mA	250 mA
Voltage	VRS max	1.5 V _{peak}	1.7 Vpeak	1.5 Vpeak

For temperatures between -20° and $+60^{\circ}$ the maximum values for IRS can be found by linear interpolation.

Pulse generator non-conducting

Current
$$I_{RS} = max \qquad 2.5 \, mA$$
 at $V_{RS} = max \qquad 15 \, V_{peak}$

To adapt the current IRS to the drive current requirements of the X, Y and Z wires an external resistor has to be inserted in the circuit in series with the above mentioned wires. Two alternative circuits are given below.




Switching and delay times (for orientation only)

The duration of the output pulse depends on the duration of the input pulse. When short output pulses are required V_N has to be connected to the terminals 3, 4 and 7 (Fig. 4a) and for wider output pulses to 2, 4 and 8 (Fig. 4b).

The switching and delay times given below, apply for the driving circuits shown in Fig. 4a and 4b.





substitutes \$
actual circuit \$ 43 \Omega\$ PG1 OA200 **≩6.2**kΩ +6v ov -6v

Fig. 4a DRIVING CIRCUIT FOR X-AND Y WIRE

DRIVING CIRCUIT FOR Z-WIRE Fig. 4b

Input pulse duration Repetition frequency Fall delay	t; f; tfd = max	2 100 0.2	Fig. 4k 4 50 0.2	ρ μs kHz μs
Fall time Output pulse duration Rise delay Rise time	$t_f = max$ $t_0 = min$ $t_{rd} = max$ $t_r = max$	0.1 1 0.1	0.1 1 0.1	μs μs μs
Vi			F90% 0	5 V
v _o	t _{fd}	t _f t _o	90°	

Notes

- When a current is flowing towards the unit, the positive sign is used.
- Unless differently specified, all voltage and current figures quoted represent absolute limiting values.

READ AMPLIFIER


Colour: yellow

This read – or sense amplifier, consisting of two circuit blocks of standard dimensions called RA 2 A and RA 2 B, is designed to amplify the signals originating from the sense wire of ferrite-core memories.

The unit RA 2 A, to which the sense voltage is applied, contains a pre-amplifier circuit and a full wave rectifier circuit.

The input is balanced, so either positive going or negative going input signals can be applied.

Its output signal is applied to the input of the second unit RA 2 B, which contains a strobing circuit as well as a pulse stretching circuit. The output of the RA 2 B can be used directly to set a flip-flop of the 100 kHz range on its W-input terminal.



Terminal Location

RA 2 A:	RA 2 B:
Terminal 1 = W ₁)	Terminal 1 = not connected
Terminal $1 = W_1$ input $2 = W_2$	2 = not connected
3 = not connected	3 = not connected
$4 = W_3 = terminal for exter-$	4 = not connected
nal resistor	$5 = K_2 = $ to connect to ter-
$5 = K_1 = to connect to ter-$	minal 5 of RA 2 A
minal 5 of RA 2 B	6 = Q = output
6 = not connected	7 = S = input STROBE pulse
7 = not connected	8 = N = supply -6V
8 = N = supply -6V	9 = P = supply + 6V
9 = P = supply + 6V	10 = E = common supply 0V
10 = E = common supply 0V	

Power Supply

RA2A:

Terminal
$$8 = V_N = -6V \pm 5\%$$
, $-I_N = 12.8 \text{ mA}$ nominal values $9 = V_P = +6V \pm 5\%$, $I_P = 11.5 \text{ mA}$

RA 2 B:

Terminal 8 =
$$V_N$$
 = -6 V ± 5%, - I_N = 15.3 mA $_{P}$ = $_{P}$ = +6 V ± 5%, $_{P}$ = 9.1 mA $_{P}$ nominal values 10 = V_F = 0 V common

Notes

- The data given apply to the most adverse supply voltages for a combination of units, namely $V_N = -5.7 \text{V}$ and $V_P = +6.3 \text{V}$.
- The temperatures 0 °C and +60 °C, and the tolerances on the supply voltages are absolute limiting values.
- When a current is flowing towards the unit, the positive sign is used.

INPUT DATA

Input impedance between W $_1$ and W $_2$ terminals: approx. 250 Ω

Input voltage:

W-terminals:

Transistor T_3 conducting : $V_{W_1W_2} = max 8.5 \text{ mV}$ Transistor T_3 non-conducting: $V_{W_1W_2} = min 27 \text{ mV}$ The sensitivity of the read amplifier RA 2 A can be adjusted with the aid of an external resistor between terminal W3 and V_N or V_P . The resistor connected to V_N decreases the sensitivity (absolute min. value is 1.6 k Ω), whilst the resistor connected to V_P increases the sensitivity (absolute min. value is 15 k Ω). This permits a sensitivity adjustment to match the threshold level of the read amplifier (where transistor T_3 starts to conduct) to the output sense voltage of a certain memory stack.

S-terminals:

Transistor
$$T_4$$
 conducting : $-V_5$ = min. 3.24 V , I_5 = max. 100 μ A = max. $-V_N$

Transistor T_4 non-conducting: $-V_5$ = max. 0.85 V = min. 0 V , I_5 = max. 2.5 mA

OUTPUT DATA

When K_1 -terminal of the RA 2 A is connected to the K_2 -terminal of the RA 2 B, transistor T₆ of the latter will be in the non-conducting state, as soon as transistor T₃ of RA 2 A as well as transistor T₄ of RA 2 B have reached their cut-off state. This situation is required for setting a FF1, FF2, FF3 or FF4 on its input W-terminal.

Transistor T₆ of RA 2 B non-conducting:


Voltage
$$-V_Q = min. 0.4V$$
 (at $I_Q = 2 mA$) Duration of the output pulse $t_Q = min. 1.0 \mu s$ $= max. 2.3 \mu s$


Transistor To of RA 2 B conducting:

Max. permissible voltage at output terminal Q is +
$$5V$$
 At - $V_Q = 0.4V$ - $I_Q = max. 70 \mu A$

The figure below elucidates the two situations, namely transistor T₆ of the RA 2B conducting or cut-off. Its state is determined by the fact whether the input voltage V_{W1W2} and the strobe pulse V_{S} meet their respective minimum requirements.







GENERAL REQUIREMENTS


Inhibit Current

- 1) The rise time t_r and fall time t_f of the current I_Z through the inhibit wire should have such a slope, that the induced voltage on the sense wire meets the condition:

 t₁ = t₂ = max. 1.5 µs at V_i = 27 mV ± 1 mV
- 2) The minimum recovery time t_{rec} between the inhibit pulse and the read pulse has to be min. 5 μ s for $t_1 = t_2 = \max$. 1.5 μ s at $V_1 = 27 \text{ mV} \pm 1 \text{ mV}$. (recovery time RA 2 A)

Strobe Pulse

 The minimum time between two successive strobe pulses has to be min. 9 µs. (recovery time RA 2 B)




- 2) When VW1W2 = min 27 mV and V5 = max 0.85 V a negative going output pulse is generated on the output terminal of the RA 2B. The coincidence of the input voltage VW1W2, measured between the times t1 and t2, and the strobe pulse V5, measured at the 90% level, has to be min 300 ns.

 The two extreme situations are elu-
- cidated in the figure beside.

 3) When however the sense wire is also carrying interference or disturbing signals, the strobe pulse VS has to

be situated very precisely with re-

spect to the input voltage VW1W2.







Circuit blocks 10-Series





INTRODUCTION

The "10-series" presents a range of circuit blocks, developed to meet the requirements of the industry for machine-control, process control, data handling, measuring- and signalling systems. With this "10-series", systems are designed and built quickly, economically and with the utmost reliability.

The "10-series" offers a complete range, consisting of various logic elements together with all necessary auxiliary units including timers, pulse shapers, input and output devices. Moreover, all accessories for a quick and easy construction of equipment are available e.g. power supplies, printed-wiring boards, etc., see section "ACCESSORIES FOR CIRCUIT BLOCKS 10-SERIES".

Types of circuit blocks

In this series the following units and assembled panels are available:

Dual positive gate inverter amplifier 2.GI 10 2722 004 08001 D17 Dual positive gate inverter amplifier 2.GI 11 2722 004 08011 D21 Dual positive gate inverter amplifier 2.GI 12 2722 004 08021 D25 Flip-flop FF 10 2722 004 00001 D29 Flip-flop FF 11 2722 004 00011 D33 Flip-flop FF 12 2722 004 00021 D39 Dual trigger gate 2.TG 13 2722 004 15001 D45 Dual trigger gate 2.TG 14 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse shaper PS 10 2722 004 13011 D75 Relay driver RD 10 2722 004 16001 D85 Relay driver <t< th=""><th>***************************************</th><th></th><th></th><th></th></t<>	***************************************			
Dual positive gate inverter amplifier 2.GI11 2722 004 08011 D21 Dual positive gate inverter amplifier 2.GI12 2722 004 08021 D25 Flip-flop FF 10 2722 004 00001 D29 Flip-flop FF 11 2722 004 00021 D33 Flip-flop FF 12 2722 004 00021 D39 Dual trigger gate 2.TG 13 2722 004 15001 D45 Dual trigger gate 2.TG 14 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 032 00021 D93 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10	description	abbreviation	catalog number	page
Dual positive gate inverter amplifier 2.GI12 2722 004 08021 D25 Flip-flop FF 10 2722 004 00001 D29 Flip-flop FF 11 2722 004 00011 D33 Flip-flop FF 12 2722 004 00021 D39 Dual trigger gate 2.TG 13 2722 004 15001 D45 Dual trigger gate 2.TG 14 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 032 00021 D93 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680	Dual positive gate inverter amplifier	2.GI 10	2722 004 08001	D17
Flip-flop FF 10 2722 004 00001 D29 Flip-flop FF 11 2722 004 00001 D33 Flip-flop FF 12 2722 004 00021 D39 Dual trigger gate 2.TG 13 2722 004 15001 D45 Dual trigger gate 2.TG 14 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Dual positive gate inverter amplifier	2.GI11	2722 004 08011	D21
Flip-flop FF 11 2722 004 00011 D33 Flip-flop FF 12 2722 004 00021 D39 Dual trigger gate 2.TG 13 2722 004 15001 D45 Dual trigger gate 2.TG 14 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Dual positive gate inverter amplifier	2.GI 12	2722 004 08021	D25
Flip-flop FF 12 2722 004 00021 D39 Dual trigger gate 2.TG 13 2722 004 15001 D45 Dual trigger gate 2.TG 14 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Flip-flop	FF 10	2722 004 00001	D29
Dual trigger gate 2.TG 13 2722 004 15001 D45 Dual trigger gate 2.TG 14 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Flip-flop	FF 11	2722 004 00011	D33
Dual trigger gate 2.TG 14 2722 004 15011 D49 Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Flip-flop	FF 12	2722 004 00021	D39
Quadruple trigger gate 4.TG 15 2722 004 15021 D53 Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Dual trigger gate	2.TG 13	2722 004 15001	D45
Timer unit TU 10 2722 004 18001 D57 Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Dual trigger gate	2.TG 14	2722 004 15011	D49
Gate amplifier GA 11 2722 004 17001 D63 One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Quadruple trigger gate	4.TG 15	2722 004 15021	D53
One-shot multivibrator OS 11 2722 004 10011 D69 Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Timer unit	TU 10	2722 004 18001	D57
Pulse driver PD 11 2722 004 13011 D75 Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Gate amplifier	GA 11	2722 004 17001	D63
Pulse shaper PS 10 2722 004 11001 D81 Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	One-shot multivibrator	OS 11	2722 004 10011	D69
Relay driver RD 10 2722 004 16001 D85 Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Pulse driver	PD 11	2722 004 13011	D75
Relay driver RD 11 2722 004 16011 D89 Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Pulse shaper	PS 10	2722 004 11001	D81
Power amplifier PA 10 2722 032 00021 D93 Printed-wiring board for PA 10 PAA 10 4322 026 38680 D21	Relay driver	RD 10	2722 004 16001	D85
Printed-wiring board for PA 10	Relay driver	RD 11	2722 004 16011	D89
	Power amplifier	PA 10	2722 032 00021	D93
Numerical indicator tube driver ID 10 2722 004 20001 D97	Printed-wiring board for PA 10	PAA 10	4322 026 38680	D219
Numerical indicator tase arriver	Numerical indicator tube driver	ID 10	2722 004 20001	D97
Decade counter/numerical indicator	Decade counter/numerical indicator			
tube driver assembly DCA 10 2722 009 020 D10	tube driver assembly	DCA 10	2722 009 020	D103
Dual decade counter/numerical	Dual decade counter/numerical			
indicator tabe direct assembly	indicator tube driver assembly		1	D123
Dual decade counter assembly 2.DCA 12 2722 009 020 D14	Dual decade counter assembly	2.DCA 12	2722 009 020	D141



description	abbreviation	catalog number	page
Reversible decade counter/numerical indicator tube driver assembly	BCA 10	2722 009 021	D161
Dual shift register assembly Reversible shift register assembly	2.SRA 10 RSR 10	2722 009 03001 2722 009 03011	D189 D201

A number of static input and output devices can be used in conjunction with 10-series circuit blocks, see chapter INPUT/OUTPUT DEVICES.

Economic equipment design and construction are inherent to the following features:

- all circuits are compatable with little circuit diversity permitting simple and direct interconnections of the blocks within the range
- high "fan-out" figures and built-in logic facilities reduce the total number of blocks in a system considerably. They also facilitate later additions and modifications
- easy to use loading table enables the system design to be completed quickly
- the possibility of extending gate-, trigger-, and set-inputs makes the circuit blocks particularly valuable, where flexibility in equipment design is required
- input and output currents of the blocks are designed in a way that external components are unnecessary. Only for extension of the number of inputs, diodes have to be mounted externally
- the uniformity of terminal configuration reduces the time for interwiring the blocks and facilitates the design of printed-wiring boards

Outstanding reliability has been secured by:

- "worst-case" design of all circuits, where calculations have been performed with end-of-life data of all components
- use of professional semi-conductors
- careful testing and inspection of individual components and assemblies before, during and after manufacture
- quality control on running factory production, which ensures a product of equal and high quality
- built-in threshold against interference, which render the "10-series" particularly attractive for use in industrial environments
- printed-wiring circuits with plated through holes; the encapsulation and sealing techniques give the circuit block virtual immunity from the effects of humidity, vibration and shock
- For detailed design and application information the publication 'Practical circuits with 10-series Circuit blocks' (order no. 9399 263 00401) should be consulted.



CONSTRUCTION

A circuit block is a small encapsulated unit containing a basic electronic circuit, designed to accept and operate upon a specific type of input signal and to produce a specific type of electrical output. A number of different blocks can be combined to form larger parts of electronic systems.

The blocks are housed in standard cases of two different heights. The maximum overall dimensions are:


High standard case $54.85 \text{ mm} \times 14.70 \text{ mm} \times 27.00 \text{ mm}$ Low standard case $54.85 \text{ mm} \times 14.70 \text{ mm} \times 19.50 \text{ mm}$

Both cases have 19 terminals, protruding the bottom side of the cases in two rows.

The distance between the two rows is $5.08 \text{ mm} \pm 0.1 (0.2")$ and the distance between the wires in one row is $5.08 \text{ mm} \pm 0.1 (0.2")$, in accordance with the IEC standard hole grid for printed-wiring boards.


The unit can be mounted in any position.

To insulate the metal can electrically from the printed-wiring conductors for vertical and horizontal mounting on a printed-wiring board the terminal side of the unit is equipped with a plastic sleeve; for horizontal mounting the top side of the unit can be mechanically secured to the board with the aid of a special locking cap.




High standard case





Low standard case



RZ 22603-9

Assembled printed-wiring board

CHARACTERISTICS

Temperature range

Operating temperature: -25 °C to +55 °C.

For temperatures below 0 °C, derated output data are issued in the individual data sheets. Storage temperature: -55 °C to +75 °C.

Count rate

For a.c. logic applications: approx. 30 kHz For d.c. logic applications: approx. 65 kHz

Power supply

terminals		operating
9	VN	-12 V <u>+</u> 5%
10	VE	0 V common
19	VP	+12 V <u>+</u> 5%

The average power dissipation of the logic blocks is 50 to 100 mW.

Logic levels

	operating		limiting values		
	maximum	minimum	diode inputs	outputs	
State "1" State "0"	V _P +0.3 V	2/3 V _P 0 V	13 V -2 V	15 V 0 V	



TEST SPECIFICATIONS

Before and during manufacture samples of circuit blocks are regularly subjected to the following tests:

- Vibration test according to method 201A of MIL-STD-202.
 Frequency 10-55 Hz, with amplitude of 0.76 mm.
- 2. Shock test according to method 202A of MIL-STD-202. Acceleration 50 g in 3 perpendicular directions.
- 3. Temperature-cycling test according to method 102A of MIL-STD-202. Condition D, 5 cycles from 55 °C to + 85 °C.
- Accelerated humidity test according to method 106A of MIL-STD-202.
 10 cycles as indicated in Fig. 1 page 2 of method 106A.
- Long-term humidity test according to MIL-STD-202, method 1034. Units not operating. Duration 56 days at 40 °C and relative humidity 95%. Measurements after 7, 14, 28 and 56 days.
- 6. As item 5, but units operating under the most unfavourable electrical conditions regarding supply voltages, output load and input characteristics.
- Long-term test at maximum temperature according to method 108 of MIL-STD-202.
 Test condition E, 55 °C during 1500 hours.

Units operating under the most unfavourable electrical conditions. Measurements after 250, 500, 1000 and 1500 hours.


Terminals tested on strength, tests on mounting, soldering, lacquer and coding.



TIME DEFINITIONS

1 Fall time : tf

The time in which the input- respectively output voltage changes from 2/3 Vp to 0.5 V.



2 Fall delay: tfd

The time, between the 0.5V-points of the negative-going transients of the input- and output voltages.

This fall delay tfd is related to:


a) Gate invertors (GI's)

the input- and output voltage, the latter

measured over 2 stages.

b) Flip-flops (FF's)

the input voltage and the negative-going output voltage.



3 Trigger input data FF's and TG's

 $t_f = fall time$

 $t_p = pulse duration$


 t_{gs}^r = trigger gate setting time



4 Set/reset input data FF's


 t_p = the duration of the set/reset (S)-pulse


trec= the recovery time, which is the time between the successive pulses on the different S-terminals of a flip-flop.



5 Inhibiting time between S- and T-signals of FF's


- a) t_{st} = the inhibiting time between a set(S)-signal and a successive trigger(T)-signal of a flip-flop.
- t_{ts} = the inhibiting time between a trigger(T)-signal and a successive set(S)-signal of a flip-flop.






6 Trigger gate setting-time: tgs

The time the gate(G)-signal shall be present in advance to open the gate for the trigger(T)-signal.




7 Trigger gate inhibiting time : tai

The time the gate(G)-signal shall be present in advance to close the gate for the trigger(T)-signal.



8 Input data GI's

 t_{p1} = the duration of "positive low" input signals t_{p2} = the duration of "positive high" input signals



INPUT AND OUTPUT DATA

INPUT DATA

unit	terminal	note	direct current	transient charge
FF11, FF12 2.TG13, 2.TG14, 4.TG15	{ G T	gate open	1.1 mA 1.1 mA	1.2 nC 3.4 nC
FF10, FF11, FF12	S		1.95 mA	2.8 nC
2.GI 10, 2.GI 11, 2.GI 12	G		1.1 mA	2.1 nC
GA11	G		1.1 mA	1.2 nC
OS11	{	gate open	1.1 mA 1.1 mA	1.2 nC 2.3 nC
TU10, PD11	{	gate open	1.1 mA 1.1 mA	1.2 nC 3.2 nC
RD10, RD11	G		4.7 mA	3.4 nC
PA 10	G		5.3 mA	5.2 nC

OUTPUT DATA

unit	terminal	note	direct current	transient charge
FF10, FF11, FF12	Q ₁ , Q ₂		8.2 mA	27 nC
2.GI 10, 2.GI 11, 2.GI 12	Q		8.2 mA	9 nC
GA11	Q		62 mA	75 nC
OS11	${Q_1 \choose Q_2}$		8.6 mA 12.8 mA	24 nC 29 nC
TU10	Q		32 mA	30 nC
PD11	Q		100 mA	185 nC
PS10	Q		10 mA	39 nC
RD10, RD11	Q		200 mA	
PA 10	Q		2 A	
		•		

LOADING RULES

- 1 Verify that the sum of the required d.c. input currents of the driven units does not exceed the available d.c. output current of the driving unit.
- 2 When however T-inputs are incorporated in the driven units, the transient charges must also be verified.
- 3 Only driven units, of which all inputs are high, do load the driving stage during the negative going transient.
- 4 The wiring capacitance consumes an extra charge of 0.007 nC/pF.
- 5 T-inputs of closed gates do not require any current or charge.
- 6 The verifications mentioned above hold for operations at the worst combination of supply voltage tolerance (12V \pm 5%) and ambient temperature between 0 and +55 °C. For temperatures below 0 °C, derating figures are issued in the individual data sheets.



April 1968

DUAL POSITIVE GATE INVERTER AMPLIFIER

The unit comprises a single input-and a double input positive diode gateinverter combination, together with one separate diode which can be used to extend the number of gate (G) inputs on any of the two circuits at the extension gate inputs EG.

The collectors Q of the two transistors are not connected with their corresponding collector resistors R. Therefore with the two transistors a logical operation can be performed by interconnecting the two collectors Q with one collector resistor R. The second collector resistor R must be left disconnected. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating

storage

-25 to +55 °C


below 0 °C: derated output data -55 °C to +75 °C

Weight


approx. 30 g

Case

low standard case



terminal location




drawing symbol

CIRCUIT DATA

Terminal

1 = not connected 11 = not connected 2 = not connected 12 = not connected 3 = G = gate input 13 = G = gate input4 = G = gate input 14 = C = cathode separate diode 5 = R = connection collector resistor 15 = R = connection collector resistor 6 = Q = output16 = Q = output7 = EG = extension gate input 17 = EG = extension gate input 8 = not connected 18 = D = anode separate diode 9 = N = supply -12 V19 = P = supply + 12 V10 = E = common supply 0 V



Power supply

Terminal
$$9: V_N = -12 V \pm 5\%$$
, $-I_N = 0.6 \text{ mA}$
 $10: V_E = 0 \text{ V common}$
 $19: V_P = +12 \text{ V} \pm 5\%$,
 $I_P = 2.8 \text{ mA (both transistors non-conducting)}$
 $= 3.9 \text{ mA (one transistor conducting)}$
 $= 5.1 \text{ mA (both transistors conducting)}$

INPUT REQUIREMENTS (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently).

Transistor conducting (output level "positive low")

Voltage at all gate inputs
$$V_G = min. 2/3 V_P = max. V_P$$

Type of diodes and maximum number connected in parallel at terminal EG: 12xAAY21/AAY32

Transistor non-conducting (output level "positive high")

Voltage at one or more

gate inputs
$$V_G = min. 0 V$$

= max. 0.3 V

Total required direct current -IGD = max. 1.1 mA

Total required transient

charge when V $_G$ changes from 2/3 Vp to 0.5 V in 1.5 μs -Q $_{GT}^{=}$ max. 2.1 nC

Time data

$$\begin{cases} t_{p1} = min. 6 \mu s \\ t_{p2} = min. 6 \mu s \end{cases}$$
 See point 8^{*}

OUTPUT DATA (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently).

Voltages, direct currents and transient charges

(output level "positive low") Transistor conducting

 $V_Q = min. 0 V$ = max. 0.3 V Voltage

 $I_{OD} = min. 8.2 \text{ mA}$ Available direct current min. 8.2 mAmin. $7.0 \text{ mA} (T_{amb} = \text{min.} - 25 ^{\circ}\text{C})$

Available transient charge when V_O changes from 2/3 Vp to 0.5 V in 1.5 μ s

$$Q_{QT} = min. 9 nC$$

min. 7 nC $(T_{amb} = min. - 25 °C)^{**}$

If 2 or 3 collectors Q are paralleled, all but one collector resistor R must be left disconnected. If 4 to 16 collectors Q are paralleled, all but two collector resistors R must be left disconnected. In the latter case the available direct current respectively available transient charge must be reduced to: IOD = min. 6.7 mA

$$Q_{QT} = min. 7.4 nC$$
 $Q_{QT} = min. 5.5 mA$
 $Q_{QT} = min. 5.4 nC$
 $min -25 °C$

Transistor non-conducting (output level "positive high")

 $V_Q = \min_{p} \frac{2}{3} V_p$ = max. V_p Voltage

*Of section "Time definitions 10-series circuit blocks".

** Between 0 and - 25 °C to be derived by linear interpolation.

Time data

Fall time Fall delay $t_f = max. 1.5 \mu s$ $t_{fd} = max. 3 \mu s$ See point 1^{*}
See point 2^{*}

Maximum wiring capacitance 200 pF.

 $\star)$ Of section "Time definitions 10-series circuit blocks".

DUAL POSITIVE GATE INVERTER AMPLIFIER

The unit comprises a single input-and a triple input positive diode gate-inverter combination, together with two separate diodes which can be used to extend the number of gate (G) inputs on any of the two circuits at the extension gate inputs EG.

The collectors Q of the two transistors are not connected with their corresponding collector resistor R. Therefore with the two transistors a logical operation can be performed by interconnecting the two collectors Q with one collector resistor R. The second collector resistor R must be left disconnected. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating

storage


-25 to +55 °C below 0 °C: derated output data -55 °C to +75 °C

Weight


approx. 40 g

Case

high standard case



terminal location



CIRCUIT DATA

Terminal

1 = G = gate input 11 = G = gate input 2 = G = gate input 12 = not connected 3 = G = gate input 13 = C = cathode separate diode 4 = not connected 14 = C = cathode separate diode 5 = R = connection collector resistor 15 = R = connection collector resistor 16 = Q = output

6 = Q = output

7 = EG = extension gate input8 = D = anode separate diode

9 = N = supply -12V

7 EG 0

= common supply 0 V

18 = D = anode separate diode 19 = P = supply + 12V

17 = EG = extension gate input

Power supply

Terminal
$$9: \bigvee_{N} = -12 \bigvee_{+} 5\%$$
, $-I_{N} = 0.6 \text{ mA}$
 $10: \bigvee_{E} = 0 \text{ V common}$
 $19: \bigvee_{P} = +12 \bigvee_{+} 5\%$,
$$I_{P} = 2.8 \text{ mA (both transistors}$$

$$non-conducting)$$

$$= 3.9 \text{ mA (one transistor}$$

$$conducting)$$

$$= 5.1 \text{ mA (both transistors}$$

$$conducting)$$

δE

INPUT REQUIREMENTS (at $V_P = 11.4V$ and $V_N = -12.6V$ unless specified differently).

Transistor conducting (output level "positive low").

Voltage at all gate inputs
$$V_G = \min_{\text{max. } V_P} 2/3V_P$$

Type of diodes and maximum number connected in parallel at terminal EG: 12×AAY21/AAY32 Transistor non-conducting(output level "positive high").

Voltage at one or more

gate inputs
$$V_G = min. 0 V$$

= max. 0.3 V

Total required direct current -IGD = max. 1.1 mA

Total required transient charge when V_G changes from 2/3 Vp to 0.5 V in 1.5 µs

Time data

Pulse duration

$$\begin{array}{ll}
t_{p1} & = \min. 6 \mu s \\
t_{p2} & = \min. 6 \mu s
\end{array}$$
See point 8*

OUTPUT DATA (at $V_P = 11.4$ and $V_N = -12.6V$ unless specified differently).

Voltages, direct currents and transient charges

Transistor conducting (output level "positive low")

Voltage $V_Q = min. 0 V$ = max. 0.3 V

Available direct current $I_{QD} = min. 8.2 \text{ mA}$ = min. 7.0 mA ($T_{amb} = min. -25 ^{\circ}C$)**

Available transient charge when VQ changes from 2/3 Vp to 0 V in 1.5 μs

$$Q_{QT} = min. 9 nC$$

= min. 7 nC (T_{amb} = min. -25 °C)**

If 2 or 3 collectors Q are paralleled all but one collector resistor R must be left disconnected. If 4 to 16 collectors Q are paralleled, all but two collector resistors R must be left disconnected. In the latter case the available direct current respectively available transient charge must be reduced to: $I_{\text{CD}} = \min$. 6.7 mA

$$Q_{QT}^{-}$$
 min. 7.4 nC
 I_{QD} = min. 5.5 mA T_{amb}^{-} (T_{amb}^{-} = T_{amb}^{-}

<u>Transistor non-conducting</u> (output level "positive high")

Voltage $V_{Q} = \min_{max. V_{p}} 2/3V_{p}$

- * Of section "Time definitions 10-series circuit blocks".
- $\star\star$ Between 0 and 25 $^{\circ}\mathrm{C}$ to be derived by linear interpolation.



Time data

Fall time Fall delay $t_f = max. 1.5 \mu s$ $t_{fd} = max. 3 \mu s$

See point 1^{*}
See point 2^{*}

Maximum wiring capacitance 200 pF.

 $\boldsymbol{\star}$ Of section "Time definitions 10-series circuit blocks".

DUAL POSITIVE GATE INVERTER AMPLIFIER

The unit comprises a double input- and a quadruple input positive diode gate-inverter combination, together with two separate diodes which can be used to extend the number of gate (G) inputs on any of the two circuits at the extension gate inputs EG.

The collectors Q of the two transistors are not connected with their corresponding collector resistors R. Therefore with the two transistors a logical operation can be performed by interconnecting the two collectors Q with one collector resistor R. The second collector resistor R must be left disconnected. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating

-25 to +55 °C


below 0 °C: derated output data -55 °C to +75 °C

storage


approx. 40 a

Weight Case

high standard case



terminal location



drawing symbol

CIRCUIT DATA

Terminal 1 = G = gate input

2 = G = gate input

3 = G = gate input3 = G = gate input

4 = G = gate input

5 = R = connection collector resistor

6 = Q = output

7 = EG = extension gate input

8 = D = anode separate diode

9 = N = supply -12 V

10 = E = common supply 0 V

11 = G = gate input

12 = G = gate input

13 = C = cathode separate diode

14 = C = cathode separate diode


15 = R = connection collector resistor

16 = Q = output

17 = EG = extension gate input

18 = D = anode separate diode

19 = P = supply + 12 V



Power supply

Terminal 9:
$$V_N = -12 V \pm 5\%$$
, $-I_N = 0.6 \text{ mA}$
10: $V_E = 0 \text{ V common}$
19: $V_P = +12 \text{ V} \pm 5\%$,
 $I_P = 2.8 \text{ mA}$ (both transistors non-conducting)
= 3.9 mA (one transistor conducting)
= 5.1 mA (with transistors conducting)

DUAL POSITIVE GATE INVERTER AMPLIFIER

INPUT REQUIREMENTS (at Vp = 11.4 V and $V_N = -12.6 \text{ V}$ unless specified differently).

Transistor conducting (output level "positive low").

$$V_G = \min_{\text{max.}} \frac{2}{3} \text{Vp}$$

Type of diodes and maximum number connected in parallel at terminal EG: 12×AAY21/AAY32

Transistor non-conducting (output level "positive high").

Voltage at one or more

gate inputs

$$V_G = min. 0 V$$

= max. 0.3 V

Total required direct current -IGD = max. 1.1 mA

Total required transient charge, when VG changes

from 2/3 Vp to 0.5 V in

$$-Q_{GT} = max. 2.1 nC$$

Time data

1.5 µs

$$t_{p1} = min. 6 \mu s$$

 $t_{p2} = min. 6 \mu s$ See point 8

OUTPUT DATA (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$, unless specified differently).

Voltages, direct currents and transient charges

Transistor conducting

Voltage

$$V_{Q} = min. 0 V$$

= max. 0.3 V

Available direct current

$$I_{QD} = min. 8.2 mA$$

= min. 7.0 mA $(T_{amb} = min. - 25 C)$

Available transient charge when V_Q changes from $2/3 V_P$ to 0.5 V in $1.5 \mu s$

$$Q_{QT} = min. 9 nC$$

= min. 7 nC ($T_{amb} = min - 25 °C$)**

If 2 or 3 collectors Q are paralleled all but one collector resistor R must be left disconnected. If 4 to 16 collectors Q are paralleled,

* Of section "Time definitions 10-series circuit blocks".

* * Between 0 and - 25 °C to be derived by linear interpolation.



all but two collector resistors R must be left disconnected. In the latter case the available direct current respectively available transient charge must be reduced to: $I_{QD} = min. 6.7 \text{ mA}$ $Q_{QT} = min. 7.4 \text{ nC}$ IQD = min. 5.5 mA QQT= min. 5.4 nC } (T_{amb} = min. -25 °C)** (output level "positive high") Transistor non-conducting Voltage = min. 2/3 Vp= max. Vp Time data See point 1 the See point 2 Fall time = max. 1.5 μ s Fall delay $= max. 3 \mu s$

Maximum wiring capacitance 200 pF.



^{*} Of section "Time definitions 10-series circuit blocks".

 $[\]star\!\star$ Between 0 and –25 $^{\circ}\!C$ to be derived by linear interpolation.

FLIP-FLOP

The unit comprises a set/reset bi-stable multivibrator circuit. The number of set/reset (S) inputs can be extended with the aid of external diodes at the extension inputs ES.

The circuit constitutes a memory function, driven by means of a d.c. level at the S-inputs. In conjunction with the dual trigger gates 2TG 13 or 2TG 14 an a.c. -driven (triggered) flip-flop can be formed, normally used in binary counters and shift registers; in conjunction with the quadruple trigger gate 4TG 15 one stage of a bi-directional counter or bi-directional shift register is formed. Up to 10 trigger gates can be paralleled at W-inputs of the flip-flop. In these applications the Q-output terminals of the trigger gates are connected to the W-input terminals of the flip-flop FF 10.

The circuit is mounted inside a sealed metal can with 19 wire terminals.


Ambient temperature range:

operating -25 to +55 °C


below 0 °C: derated output data

storage -55 °C to +75 °C

Weight approx. 30 g
Case low standard case



terminal location



drawing symbol

CIRCUIT DIAGRAM

Terminal 1 = not connected

2 = ES = extension set/reset input

3 = not connected

4 = W = extension trigger gate

5 = not connected

6 = Q = output

7 = not connected

8 = S = set/reset input9 = N = supply - 12 V

10 = E = common supply 0 V

11 = not connected

12 = ES = extension set/reset input

13 = not connected


14 = W = extension trigger gate15 = not connected

16 = Q = output

17 = not connected

18 = S = set/reset input

19 = P = supply + 12 V



Power supply

Terminal 9:
$$V_N = -12V \pm 5\%$$
, $-I_N = 0.6 \text{ mA}$ nominal value of the current 19: $V_P = +12V \pm 5\%$, $I_P = 4.8 \text{ mA}$

INPUT REQUIREMENTS (at $V_p = 11.4V$ and $V_N = -12.6V$ unless specified differently).

Set/reset input (S-terminals)

A d.c. voltage level is applied to terminal S. A "positive low" voltage (between $0 \vee$ and $0.3 \vee$) drives the corresponding transistor into the non-conducting state.



FF 10

Transistor conducting (output level "positive low")

Voltage

$$V_S = min. 2/3 V_P$$

= max. + V_P

Type of diodes and maximum number connected in parallel at terminal ES:

12 x OA 85/OA 95

Transistor non-conducting (output level "positive high")

Voltage

$$V_S = min. 0 V$$

Required direct current

$$-I_{SD} = max. 1.95 mA$$

Required transient charge

when Vs changes from 2/3 Vp to 0.5 V in 1.5 μs

 $-Q_{ST} = max. 2.8 nC$

Time data

Pulse duration Recovery time

$$t_p = min. 2 \mu s$$

 $t_{rec} = min. 15 \mu s$

See point 4 *

Base-input (W-terminal)

Capacitance (wiring + output TG13/

TG14/TG15)

$$C_W = max. 100 pF$$

OUTPUT DATA (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$, unless specified differently).

Voltages, direct currents and transient charges

Transistor conducting (output level "positive low")

Voltage

$$V_Q = \min_{max.} 0.3 V$$

Available direct current

$$I_{QD} = min. 8.2 \text{ mA}$$

= min. 6.6 mA $(T_{amb} = min. -25 \text{ °C})^{**}$

Available transient charge,

when VQ changes from 2/3 Vp to 0.5 V in 1.5 μs

$$Q_{QT} = \min_{min. 27 \text{ nC}} 27 \text{ nC}$$
min. 22 nC $(T_{amb} = min. -25 \text{ °C})^{**}$

Transistor non-conducting (output level "positive high")

Voltage

$$V_Q = min. 2/3 V_P$$

= max. V_P

Time data

Fall time

Fall delay

$$tfd = max. 2 \mu s$$

= $max. 1.5 \mu s$

Maximum wiring capacitance 200 pF

- * Of section "Time definitions 10-series circuit blocks".
- ** Between 0 and -25 °C to be derived by linear interpolation.

FLIP-FLOP

The unit comprises a set/reset bi-stable multivibrator circuit with built-in trigger gates. The number of set/reset inputs, gate (G) inputs as well as the trigger (T) inputs can be extended by the aid of external diodes at the extension inputs ES, EG or ET respectively.

The circuit constitutes a memory function when driven by means of a d.c. level at the ES-inputs via an external diode or a negative-going trigger signal at the T-inputs.

In the case of trigger drive, the switching of the flip-flop can be controlled by a d.c. level applied to the built-in G-inputs (e.g. in shift registers), whilst the T-inputs are interconnected.

It can also be used as a binary divider, when the G-inputs are connected to the appropriate Q-outputs. With the aid of trigger gates 2TG 13 and 2TG 14 extra triggering facilities can be made by connecting their Q-outputs to the W-inputs of the flip-flop (e.g. in bi-directional shift registers and counters). With the aid of the quadruple trigger gate 4TG 15, of which the Q-output terminals are connected to the appropriate W-input terminals of two units FF 11, two stages of a bi-directional counter or bi-directional shift register are formed. Up to 9 extra trigger gates can be paralleled to one flip-flop. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating

-25 to +55 °C


below 0 oc: derated output data -55 °C to +75 °C

storaae


approx. 40g

Weight Case

high standard case




terminal location



drawing symbol

CIRCUIT DATA

Terminal 1 = EG = extension gate input10 = E = common supply 0 V2 = ES = extension set/reset input 11 = EG = extension gate input 12 = ES = extension set/reset input 3 = ET = extension trigger input 13 = ET = extension trigger input 4 = W = extension trigger gate 5 = G = gate input14 = W = extension trigger gate 6 = Q = output15 = G = gate input 16 = Q = output 7 = T = trigger input 17 = T = trigger input 8 = not connected 9 = N = supply -12 V18 = not connected 19 = P = supply + 12 V



Power supply

Terminal 9:
$$V_N = -12 V_{-5} \%$$
, $-I_N = 1.1 \text{ mA}$ nominal value 10: $V_E = 0 V$ common 19: $V_P = +12 V_{-5} \%$, $I_P = 7.0 \text{ mA}$ of the current

INPUT REQUIREMENTS (at $V_p = 11.4V$ and $V_N = -12.6V$ unless specified differently).

Set/reset input (ES-terminals)

A d.c. voltage level Vs is applied to the terminal ES via a diode (e.g. type OA 85/OA 95), the anode connected to terminal ES. A "positive low" voltage between 0V and 0.3V drives the corresponding transistor into the non-conducting state.

Transistor conducting (output level "positive low").

Voltage
$$V_S = min. 2/3 V_P$$

= $max. + V_P$

Type of diodes and maximum number connected in parallel at terminal ES: 3 × OA 85/OA 95

FF 11

Transistor non-conducting (output level "positive high").

$$V_S = min. 0V$$

= max. 0.3V

Required direct current

$$-I_{SD} = max. 1.95 \text{ mA}$$

Required transient charge

when Vs changes from 2/3 Vp

when V5 changes from 2/3 V to 0.5 V in 1.5
$$\mu$$
s

Time data

$$t_p = min. 2 \mu s$$

 $t_{rec} = min. 15 \mu s$ See point 4

Time delay between Sand T-signals

$$t_{ts} = min. 15 \mu s$$


Gate-input (G-terminals)

A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage (between 2/3 Vp and Vp) opens the gate.


Gate open

$$V_G = min. 2/3 V_P$$

= max. V_P



Gate extension input EG: max number of parallel input diodes: 6 x OA85/OA95



Gate extension input EG: with only one input diode at EG

Gate closed

$$V_G = \min_{max. 0.3V}$$

$$-I_{GD} = max. 1.1 mA$$

^{*}Of section "Time definitions 10-series circuit blocks".

=

Required transient charge, when VG changes from 2/3 Vp to 0.5 V in 1.5 µs

$$-Q_{GT} = max. 1.2 nC$$

Time data

Trigger gate setting time Trigger gate inhibiting time $t_{gs} = min. 29 \mu s$ See point 6* $t_{gs} = min. 29 \mu s$ See point 7

Trigger input (T-terminals).

A negative-going voltage step is applied to the terminals T separately or to both terminals interconnected in the case of binary divider applications. This voltage step on terminal T drives the transistor into the non-conducting state if the corresponding gate has been opened by the appropriate input signal on terminal G.

	Gate open		Gate closed	
	٧ _G	= $min.2/3 Vp$ = $max. Vp$	= min. 0V = max. 0.3V	
Required direct current when $V_T = max. 0.3V$	-I _{TD}	= max. 1.1r	mA 0 mA	
Required transient charge when V _T changes from	Gat	e open	Gate closed	
2/3 Vp to 0.5 V in 1.5 μs	-Q _{TT}	= max. 3.4r	nC 0 nC	
Input noise level	V_n	= max. 1.2	/ peak to peak	
	imum		e of diode and maxected in parallel at AY 38	
Time data				
Fall time Pulse duration Trigger gate setting time Time delay between T-	t _{nr} =	max. 1.5 μs min. 2 μs min. 29 μs	See point 3*	
and S-signals	t _{ts} =	min. 15 μs	See point 5	

Base input (W-terminal)

Capacitance (wiring + output TG13/TG14/TG15): CW = max. 95 pF

* Of section "Time definitions 10-series circuit blocks".

D36

FF 11

OUTPUT DATA (At V_p = 11.4V and V_N = -12.6V, unless specified differently).

Voltages, direct currents and transient charges

Voltage
$$V_Q = min. 0V$$

Available direct current
$$I_{QD} = min. 8.2 \text{ mA}$$

= min. 6.6 mA

$$Q_{QT}$$
 = min. 27 nC
= min. 22 nC
 $(T_{amb} = min. - 25 ^{\circ}C)^{**}$

(output level "positive high") Transistor non-conducting

Voltage
$$V_Q = \min_{max. V_p} 2/3 V_p$$

Time data

Fall time
$$t_f = max. 1.5 \mu s$$
 See point 1^* . Fall delay $t_{fd} = max. 2 \mu s$ See point 2^*

Maximum wiring capacitance 200 pF



- * Of section "Time definitions 10-series circuit blocks".
- ** Between 0 and 25 °C to be derived by linear interpolation.

FLIP-FLOP

The unit comprises a set/reset bi-stable multivibrator circuit with built-in trigger gates. The number of set/reset (S) inputs, the gate (G) inputs as well as the trigger (T) inputs can be extended with the aid of external diodes at the extension inputs ES, EG or ET respectively.

The circuit constitutes a memory function when driven by means of a d.c. level at the S-inputs or a negative-going trigger signal at the T-inputs. In the case of trigger drive, the switching of the flip-flop can be controlled by a d.c. level applied to the built-in G-inputs (e.g. in shift registers), whilst the T-inputs are interconnected. It can also be used as a binary divider, when the G-inputs are connected to the appropriate Q-outputs. With the aid of trigger gates 2 TG 13 and 2 TG 14 extra triggering facilities can be made by connecting their Q-outputs to the corresponding W-inputs of the flip-flop (e.g. in bi-directional shift registers and counters). With the aid of the quadruple trigger gate 4TG 15, of which the Q-output terminals are connected to the appropriate W-input terminals of two units FF 12, two stages of a bi-directional counter or bi-directional shift register are formed.

Up to 9 extra trigger gates can be paralleled to one flip-flop. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating


-25 to +55 °C

storage


below 0°C: derated output data -55°C to +75°C

- 33

Weight Case approx. 40 g high standard case




terminal location



drawing symbol

CIRCUIT DATA

Terminal 1 = EG = extension gate input11 = EG = extension gate input 2 = ES = extension set/reset input 12 = ES = extension set/reset input 3 = ET = extension trigger input 13 = ET = extension trigger input 4 = W = extension trigger gate 14 = W = extension trigger gate 5 = G = gate input15 = G = gate input6 = Q = output16 = Q = output7 = T = trigger-input 17 = T = trigger input 8 = S = set/reset input18 = S = set/reset input 9 = N = supply - 12 V19 = P = supply + 12 V10 = E = common supply 0 V



Power supply

Terminal 9:
$$V_N = -12 \text{ V} \pm 5 \text{ %}$$
, $-I_N = 1.1 \text{ mA}$ nominal value 10: $V_E = 0 \text{ V}$ common 19: $V_P = +12 \text{ V} \pm 5 \text{ %}$, $I_P = 7.0 \text{ mA}$

INPUT REQUIREMENTS (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{V}$ unless specified differently).

Set/reset input (S-terminals)

A d.c. voltage level is applied to terminal S . A "positive low" voltage (between 0 V and 0.3 V) drives the corresponding transistor into the non-conducting state.

Transistor conducting (output level "positive low").

Voltage
$$V_S = min. 2/3 V_P = max. V_P$$

Type of diodes and maximum number connected in parallel at terminal ES: 3 × OA 85/OA 95

Transistor non-conducting (output level "positive high")

Voltage

$$V_S = min. 0 V$$

= max. 0.3 V

Required direct current

$$-I_{SD} = max. 1.95 \text{ mA}$$

Required transient

charge, when V_S changes from $2/3 V_P$ to

changes from 2/3 Vp to 0.5 V in 1.5 μs

Time data

pulse duration recovery time

t_p = min. 2 μs t_{rec} = min. 15 μs

See point 4*

D41

Time delay between S-

and T-signal

 $t_{st} = min. 15 \, \mu s$ See point 5


Gate-input (G-terminals)

A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $\,$ 2/3 Vp and Vp) opens the gate.


Gate open

$$V_G = \min_{p} 2/3 V_p$$

= max. V_p



Gate extension input EG: max number of parallel input diodes: $6 \times OA85/OA95$



Gate extension input EG: with only one input diode at EG

Gate closed

Voltage

$$V_G = min. 0 V$$

= max. 0.3 V

Required direct current -IGD = max. 1.1 mA

April 1968

^{*}Of section "Time definitions 10-series circuit blocks".

Ξ

Required transient charge, when V_G changes from 2/3 Vp to 0.5 V in 1.5 µs

-Q_{GT}=max. 1.2 nC

Time data

Trigger gate setting

time

t_{gs} = min. 29 μs

See point 6

Trigger gate inhibiting

time $t_{ai} = min. 29 \mu s$

See point 7

Trigger input (1-terminals).

A negative-going voltage step is applied to the terminals T separately or to both terminals interconnected in the case of binary divider applications. This voltage step on terminal T drives the transistor into the non-conducting state if the corresponding gate has been opened by the appropriate input signal on terminal G.

	Gate	open	Gate closed
	٧ _G	= min. $2/3$ Vp = max. Vp	= min. 0 V = max. 0.3 V
Required direct current when $V_T = max. 0.3 V$		= max. 1.1 m	
Required transient charge when V _T changes from 2/3 Vp to 0.5 V in	Gate	<u>e open</u>	Gate closed
1.5 μs	-QT	r = max. 3.4nd	C 0 nC
Input noise level	V_n	= max. 1.2 V	' peak to peak
			of diodes and maximum n parallel at terminal ET: 6 x BAY38
Time data			O X DA 1 30
Fall time Pulse duration Trigger gate setting time	t _f t _p t _{gs}	= max. 1.5 µs = min. 2 µs = min. 29 µs	See point 3
Time delay between T- and S-signals	t _{ts}	= min. 15 μs	s See point 5*

Base input (W-terminal)

Capacitance (wiring + output TG 13/TG 14/TG 15): $C_W = max. 95 pF$

* Of section"Time definitions 10-series circuit blocks".

D42

FF 12

OUTPUT DATA (At V_p = 11.4 V and V_N = -12.6 V, unless specified differently).

Voltages, direct currents and transient charges

Transistor conducting

(output level "positive low")

Voltage

= min. 0 V = max. 0.3 V

Available direct current

= min. 8.2 mAlop = min. 6.6 mA

 $(T_{amb} = min. - 25 °C)**$

Available transient charge, when Vo

changes from 2/3 VP to

0.5 V in 1.5 us

 $Q_{TT} = min. 27 nC$ = min. 22 nC

 $(T_{amb} = min. - 25 ^{\circ}C)^{**}$

Time data

Fall time

= $max. 1.5 \mu s$

See point 1

Fall delay

 $= max. 2 \mu s$ †fd

See point 2*

Transistor non-conducting (output level "positive high")

Voltage

 $V_Q = \min. 2/3 V_P$

 $= max. V_p$

Maximum wiring capacitance

200 pF

^{*} Of section "Time definitions 10-series circuit blocks".

^{**} Between 0 and - 25 °C to be derived by linear interpolation.

DUAL TRIGGER GATE

The unit comprises two identical trigger gate circuits, which are normally used in conjunction with flip-flop units FF 10, FF 11 and FF 12.

With the dual trigger gate a second-pair of trigger inputs are formed for the flip-flops FF 11 and FF 12, to make one stage of a bi-directional counter or shift register.

In these applications the 2TG13 output Q-terminals are to be connected directly to the flip-flop W-terminals.

The trigger gates are controlled by a d.c. voltage level, applied to the G-terminals.

The number of gate (G) inputs or trigger (T) inputs can be extended with the aid of external diodes at the extension inputs EG or ET.

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating

- 25 to +55 °C

storage


-55 to +75 °C

Weight


approx. 30 g

Case

low standard case



terminal location



drawing symbol

CIRCUIT DATA

Terminal 1 = EG = extension gate input

2 = not connected

3 = ET = extension trigger input

4 = Q = output

5 = G = gate input

6 = not connected

7 = T = trigger input 8 = not connected

9 = N = supply - 12 V

10 = E = common supply 0 V

11 = EG = extension gate input

12 = not connected

13 = ET = extension trigger input


14 = Q = output

15 = G = gate input

16 = not connected 17 = T = trigger input

18 = not connected

19 = P= supply +12 V



Power supply

Terminal 9:
$$V_N = -12 \text{ V } +5\%$$
, $-I_N = 0.5 \text{ mA}$
10: $V_E = 0 \text{ V common}$
19: $V_P = +12 \text{ V } +5\%$, $I_P = 2.2 \text{ mA}$ nominal value of the current

INPUT REQUIREMENTS (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently).

Gate input (G-terminals)


A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

Gate open

Voltage

$$V_G = \min_{p \in Max. V_p} 2/3 V_p$$





Gate extension input EG: max number of parallel input diodes: 6 x OA85/OA95



Gate extension input EG: with only one input diode at EG

Gate closed

Voltage
$$V_G = \min_{max. 0.3 V} V_G = \min_{max. 0.3 V}$$

Required direct current
$$-I_{GD} = max. 1.1 mA$$

Required transient charge when VG changes from
$$2/3$$
 Vp to 0.5 V in 1.5 μ s $-Q_{GT} = max.$ 1.2 nC

Trigger gate setting time
$$t_{gs} = min. 29 \mu s$$
 See point 6 Trigger gate inhibiting $t_{gi} = min. 29 \mu s$ See point 7

Trigger input (T-terminals)

A negative-going voltage step is applied to the terminals T separately or to both terminals interconnected.

This voltage step on terminal T passes the trigger gate if it has been opened by an appropriate input signal on terminal G.

	Gate	open	Gate closed		
	۷G	= min. 2/3 Vp = max. Vp	= min. = max.		
Required direct current when $V_T = max. 0.3V$	-I _{TD}	= max. 1.1 m	A 0 mA		
Required transient charge when VT changes from 2/3 Vp to 0.5 V in 1.5 µs		T = max. 3.4n0	0 nC	a	

*Of section "Time definitions 10-series circuit blocks.

Input noise level

$$V_n = max. 1.2 V peak to peak$$

Recommended type of diodes and maximum number connected in parallel at

terminal ET: 6 x BAY 38

Time data

OUTPUT DATA

When the 2TG 13 is used in conjunction with flip-flops FF 10, FF 11 and FF 12, the Q-output terminals are directly connected to the W-terminals of the flip-flop.

Output capacitance:

Co max. 5 pF

^{*} Of section "Time definitions 10-series circuit blocks".

DUAL TRIGGER GATE

The unit comprises two identical trigger gate circuits, which are normally used in conjunction with flip-flop units FF 10, FF 11 and FF 12.

With the dual trigger gate a second pair of trigger inputs are formed for the flip-flops FF11 and FF12, to make one stage of a bi-directional counter or shift register. In these applications the 2TG14 output Q-terminals are to be connected directly to the flip-flop W-terminals.

The trigger gates are controlled by a d.c. voltage level applied to the G-terminals.

Two separate built-in diodes can be used to extend the number of gate (G) inputs on any of the extension inputs EG.

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating


- 25 to +55 °C - 55 to +75 °C

storage Weight


approx. 30 g

Case

low standard case



terminal location



drawing symbol



Terminal

CIRCUIT DATA

1 = EG = extension gate input 2 = D = anode separate diode

3 = ET = extension trigger input

4 = Q = output

5 = G = gate input

6 = C = cathode separate diode

7 = T = trigger input

8 = not connected

9 = N = supply - 12 V

10 = E = common supply 0 V

11 = EG = extension gate input12 = D = anode separate diode

13 = ET = extension trigger input

14 = Q = output


15 = G = gate input

16 = C = cathode separate diode

17 = T = trigger input

18 = not connected

19 = P = supply + 12 V



Power supply

Terminal 9:
$$V_N = -12 V_- 5\%$$
, $-I_N = 0.5 \text{ mA}$ nominal value of the current $10: V_E = 0 V$ common $19: V_P = +12 V_- 5\%$, $I_P = 2.2 \text{ mA}$

INPUT REQUIREMENTS (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently).

Gate input (G-terminals)

A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.


Gate open

Voltage

$$V_G = \min_{z \in M} \frac{2}{3} V_P$$

= max. V_P





Gate extension input EG: max number of parallel input diodes: 6 x OA85/OA95



Gate extension input EG: with only one input diode at EG

Gate closed

Voltage

$$V_G = min. 0 V$$

= max. 0.3 V

Total required direct current $-I_{GD} = max. 1.1 \text{ mA}$

Total required transient charge, when VG changes from 2/3 Vp to 0.5 V in 1.5 μ s

$$-Q_{GT} = max. 1.2 nC$$

Time data

Trigger gate setting time $t_{gs} = min 29 \mu s$ See point 6 t_{gi} Trigger gate inhibiting time $t_{gi} = min 29 \mu s$ See point 7 t_{gi}

Trigger-input (T-terminals)

A negative-going voltage step is applied to the terminals T separately or to both terminals interconnected. This voltage step on terminal T passes the trigger gate if it has been opened by an appropriate input signal on terminal G.

	Gate	open	Gate	c losed
	۷ _G	= min 2 = max	/3 V _P V _P	= min. 0 V = max. 0.3 V
Required direct current when $V_T = max$. 0.3 V	-I _{TD}	= max	1.1mA	0 mA
Required transient charge when V _T changes from $2/3$ Vp to 0.5 V in $1.5~\mu s$	-Q _{TT}	= max	3.4nC	0 nC

^{*} Of section "Time definitions 10-series circuit blocks".

April 1968 | D51

Input noise level

$$V_n = max 1.2 V peak to peak$$

Recommended type of diodes and maximum number connected in parallel at

terminal ET: 6 x BAY 38

Time data

OUTPUT DATA

When the 2TG 14 is used in conjunction with flip-flops FF 10, FF 11 and FF12, the Q-output terminals are directly connected to the W-terminals of the flip-flop.

Output capacitance:

$$C_o = max. 5 pF$$

* Of section "Time definitions 10-series circuit blocks".

QUADRUPLE TRIGGER GATE

The unit comprises four separate identical trigger gate circuits, which are normally used in conjunction with flip-flop units FF 10, FF 11 and FF 12.

By connecting the output Q-terminals of the 4TG 15 directly to the appropriate W-terminals of a flip-flop FF 10 one stage of a bi-directional counter or bi-directional shift register is formed.

When, however, the Q-terminals of one 4TG 15 are connected to the appropriate W-terminals of two units FF 11 or FF 12, two stages of a bi-directional counter or bi-directional shift register are formed.

The trigger gates are controlled by a d.c. voltage level, applied to the G-terminals.

The number of gate (G) inputs can be extended with the aid of external diodes at the extension inputs EG.


The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:


operating

- 25 to +55 °C - 55 to +75 °C storage

Weight approx. 40 g Case high standard case



terminal location




drawing symbol

CIRCUIT DATA

Terminal

 $1 = EG_1 = extension gate input$ $11 = EG_3 = extension gate input$ $2 = EG_2 = extension gate input$ $12 = EG_4 = extension gate input$ 13 = T₂ = trigger input $3 = T_1$ = trigger input $14 = \overline{Q_3} = \text{output}$ $4 = Q_1 = output$ $5 = Q_2 = output$ $15 = Q_{\Delta} = \text{output}$ 16 = G₃ = gate input $6 = G_1 = gate input$ 7 = G₂ = gate input $17 = G_4 = gate input$ 8 = T₃ = trigger input 18 = T₄ = trigger input 9 = N = supply - 12V19 = P = supply + 12V10 = E = common supply 0V



Power supply

Terminal 9:
$$V_N = -12V \pm 5\%$$
, $-I_N = 1.0 \text{ mA}$ nominal value 10: $V_E = 0V$ common 19: $V_P = +12V \pm 5\%$, $I_P = 4.4 \text{ mA}$ of the current


INPUT REQUIREMENTS (at Vp = 11.4V and $V_N = -12.6V$ unless specified differently)

Gate inputs (G-terminals)

A d.c. voltage level is applied to terminal G. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

Gate open

Voltage
$$V_G = \min_{max.} 2/3 V_P = \max_{max.} V_P$$



Gate extension input EG: max. number of parallel input diodes: $6 \times OA85/OA95$



Gate extension input EG: with only one input diode at EG.

Gate closed

$$V_G = \min_{max. 0.3} V_G$$

Required direct current - $I_{GD} = max. 1.1 mA$.

Required transient charge when VG changes from 2/3 Vp to 0.5 V in 1.5 us = 0

2/3 Vp to 0.5 V in 1.5 μ s - QGT = max. 1.2 nC

Time data

Trigger gate setting time $t_{gs} = min. 29 \mu s$ See point 6 $t_{gi} = min. 29 \mu s$ See point 7

Trigger input (T-terminals)

A negative-going voltage step is applied to the terminals T separately or to both terminals interconnected.

This voltage step on terminal T passes the trigger gate if it has been opened by an appropriate input signal on terminal G.

	Gate open	Gate closed		
	$V_G = min. 2/3V_P$ = max. V_P	= $min.$ 0 V = $max.$ 0.3 V		
Required direct current when $V_T = max. 0.3V$	-I _{TD} = max. 1.1 mA	0 mA		
Required transient charge when VT changes from 2/3 Vp to 0.5 V in				
1.5 µs	-QTT = max. 3.4nC	0 nC		

 $V_n = max. 1.2 V peak to peak$

* Of section "Time definitions 10-series circuit blocks".

Input noise level



Time data

OUTPUT DATA

When the 4TG 15 is used in conjunction with flip-flops FF 10, FF 11 and FF 12, the Q-output terminals are directly connected to the W-terminals of the flip-flop.

$$C_0 = max. 5 pF$$

* Of section "Time definitions 10-series circuit blocks".

TIMER UNIT

The unit TU10 contains a timing circuit followed by a Schmitt trigger circuit and an inverting amplifier. This unit comprises a built-in trigger gate as well. The trigger gate can be controlled by a d.c. voltage level applied via an external diode to terminal EG.

The number of the trigger (T) inputs can be extended with the aid of external diodes at the extension input ET.

When a negative-going voltage step is applied to terminal T, the circuit generates a positive-going pulse at the output $\, Q \,$ -terminal, provided the gate is open. The duration of the output pulse is determined by the values of the external capacitor to be connected between the terminals EC $_1$ and EC $_2$ and the external resistor between the terminals ER and P.

The terminals ER and P must be interconnected when no external resistor is used. The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating -25 to +55 °C

below 0 °C: derated output data.

storage -55 °C to +75 °C approx. 40 g

Weight approx. 40 g


Case high standard case

EG nc. ET nc. nc. nc. T nc. N E

1 11 2 12 3 13 4 14 5 15 6 16 7 17 8 18 9 19 10


EC₁ nc. nc. nc. ER Q EC₂ P P

terminal location



drawing symbol

CIRCUIT DATA



Terminal

1 = EG = extension gate input	11 = EC ₁ = for external capacitor(-side)
2 = not connected	12 = 'not connected
3 = ET = extension trigger input	13 = not connected
4 = not connected	14 = not connected
5 = not connected	15 = ER = for external resistor
6 = not connected	16 = Q = output
7 = T = trigger input	$17 = EC_2 = $ for external capacitor (+side)
8 = not connected	18 = P = supply + 12V (internally)
9 = N = supply - 12 V	connected to terminal 19)
10 = E = common supply 0 V	19 = P = supply + 12V

Power supply

Terminal 9:
$$V_N = -12V \pm 5\%$$
, $-I_N = 9.5 \text{mA}$ nominal 10: $V_E = 0V$ common 19: $V_P = +12V \pm 5\%$, $I_P = 5.0 \text{ mA}$ the current

INPUT REQUIREMENTS (at $V_P = 11.4V$ and $V_N = -12.6V$ unless specified differently).

Gate input (EG-terminal)

A d.c. voltage level is applied to terminal EG via an external diode. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

Gate open


Voltage

$$V_G = min. 2/3 V_P$$

= max. V_P

OA85/OA95 OA85/OA95 OA85/OA95

Gate extension input EG: with two input diodes



Gate extension input EG: max number of parallel input diodes: 7 x OA85/OA95/AAY21/AAY32

Gate closed

Voltage

$$V_G = min. 0V$$

= max. 0.3V

Required direct current Required transient charge w hen V_G changes from 2/3 V_p to 0.5V in 1.5 µs

$$-Q_{GT} = max. 1.2 nC$$

Time data

Trigger gate setting time Trigger gate inhibiting time

$$t_{gs} = min. 26 \mu s$$
 see point 6*
 $t_{gi} = min. 26 \mu s$ see point 7*

Trigger input (T-terminal)

A negative-going voltage step is applied to terminal T. This voltage step on terminal T passes the gate, when it has been opened by the appropriate voltage level on terminal EG and transistor TR 5 is driven in the non-conducting state.

* Of section "Time definitions 10-series circuit blocks".



Gate open Gate closed Voltage

 $V_G = \min_{min.} 2/3 V_p$ = max. V_p = min. 0 V= max. 0.3V

Required direct current $-I_{TD} = max. 1.1 \text{ mA}$ = 0 mA

Required transient charge when V_T changes from

 $2/3V_p$ to 0.5V in

 $-Q_{TT} = max. 3.2 nC$ 1.5 µs

Recommended type of diodes and maximum

0 nC

number connected in parallel at terminal ET: 6 x BAY 38/BAX 13

Time data: see par. "Delay and swiching times" below

Input noise level $V_n = max. 1.2 V$ peak to peak

OUTPUT DATA (at $V_P = 11.4V$ and $V_N = -12.6V$ unless specified differently).

Transistor TR5 conducting

 $V_Q = min. 0V$ = max. 0.3V Voltage


 $I_{QD} = min. 32 \text{ mA}$ = min. 29 mA $(T_{amb} = min. -25 \text{ °C})^{**}$ Available direct current

Available transient charge when VQ changes from 2/3Vp to 0.5V in 1.5 µs

 $Q_{QT} = min. 30 nC$ = min. 27 nC $(T_{qmb} = min. -25 °C)^{**}$

200 pF Maximum wiring capacitance

Delays and switching times



** Between 0 and -25 $^{\circ}$ C to be derived by linear interpolation.

TU 10

fall time t_f = max. 1.5 μs = max. 2 μs input pulse duration t_p = min. 2 μs output pulse duration t_o = depends on the values of the external capacitor C_{ext} and the external resistor R_{ext} .

- The minimum time between two successive input pulses is only determined by the trigger gate setting time (t_{as}) .
- Besides the above mentioned restriction no recovery time of the unit has to be taken into account.
- When during the delay the input is triggered for a second time, the delay action will start all over again.

Duration of the output pulse : dependent on the values of Rext and Cext

Increase of the duration with external capacitor C_{ext}^{*}


 $R_{\text{ext}} = 47 \text{ k}\Omega \pm 10\%$ 44 - 79 ms/µF terminals ER and P interconnected 23 - 35 ms/µF

The absolute max.values: $R_{\text{ext}} = 52\,\text{k}\Omega$ and $C_{\text{ext}} = 1800\,\mu\text{F}$. By means of this resistor the output pulse duration can be varied by a factor 2. The terminals ER and P must be interconnected, if no external resistor is used.

Stability of the output pulse duration (for orientation only)

A variation of the supply voltages V_N and V_P of \pm 5% varies the pulse duration by less than \pm 1.5% with R_{ext} = 52 k Ω and \pm 0.6% with R_{ext} = 0 A variation in ambient temperature of 1 C varies the pulse duration by less than 0.1%.

A variation of the leakage current of the external capacitor (C $_{\rm ext}$) with 1 μ A varies the pulse duration by less than 0.8%.





GATE AMPLIFIER

The unit contains a gate circuit and a non-inverting amplifier. The two amplifier stages give an appreciable power amplification between input and output. The amplifier of the unit GA 11 can be preceded by one-level as well as two level logic circuits, performing an AND respectively an AND-AND or AND-OR operation for "positive high" signals.

Three resistors of 10 k Ω have been mounted inside the block, possibly needed for the AND-OR operation.

The collector resistor R of the output stage can be left floating for driving e.g. inductive loads. In this case the available output current is increased, and less $I_{\rm D}$ is drawn from the stabilised $V_{\rm D}$.

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating


- 25 to +55 °C - 55 to +75 °C

storage Weight


approx. 30 g

Case

low standard case



terminal location




drawing symbol

CIRCUIT DATA

Terminal

1 = W = input amplifier $11 = GR_1 = connection gate$ 2 = EG = extension gate input resistor $3 = G_1$ = gate input $12 = GR_2 = connection gate$ $4 = G_2 = gate input$ resistor $13 = GR_3 = connection gate$ 5 = R= connection collector resistor resistor 6 = Q= output 14 = not connected 7 = not connected15 = not connected16 = not connected8 = not connected 9 = N = supply - 12V17 = not connected18 = not connected 10 = E = common supply 0V19 = P = supply + 12V



Power supply

Terminal 9:
$$V_N = -12V \pm 5\%$$
 $-I_N = 1.5 \text{ mA}$
10: $V_E = 0V$ common
19: $V_P = +12V \pm 5\%$ $I_P = 15 \text{ mA}$ (Q and R interconnected)
$$I_P = 6 \text{ mA}$$
 (Q and R not interconnected)
nominal value of the current


D64

INPUT REQUIREMENTS (at $V_p = 11.4V$ and $V_N = -12.6V$ unless specified differently)

Input (G, EG and W-terminals)


The three logic circuit configurations, which can be performed and connected to the input terminals are:

- 1 A one-level logic circuit, performing an AND operation for "positive high" signals and preceding the amplifier circuit, can be obtained by interconnecting the EG and W terminals.
- 2 A two-level logic circuit, performing an AND-AND operation and preceding the amplifier circuit, can be obtained by connecting the external diodes as shown in the diagram below.
 When all inputs of all gate circuits are at a "positive high" level, transistor TR₁ is conducting and consequently transistor TR₂ is non-conducting. So the output level is at "positive high" voltage as well.



- 3 A two-level logic circuit, performing an AND-OR operation and preceding the amplifier can be obtained by connecting the external diodes as shown in the diagram below.
 - When <u>all</u> inputs of <u>only</u> one gate circuit are at "positive high" level, transistor TR1 is conducting and consequently transistor TR2 is non-conducting. So the output level is at "positive high" voltage as well.





In the above mentioned three cases the voltages and currents are as follows:

Transistor TR2 conducting (output level "positive low")

Voltage $V_W = max. 1.5 V$ Required direct current $-I_{GD} = max. 1.1 mA$

Required transient charge when V_Q changes from $2/3~V_P$ to 0.5~V in $1.5~\mu s$

 $-Q_{GT} = max. 1.2 nC$

Transistor TR2 non-conducting (output level "positive high")

Voltage $V_W = min. 3.25 V$

OUTPUT DATA (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently)

Transistor TR2 conducting (output level "positive low")

Voltage $V_Q = min. 0 V$

 $= \max_{\text{N}} 0.3 \text{ V}$ Available direct current $I_{\text{OD}} = \min_{\text{N}} 62 \text{ mA (Q and R inter-}$

connected)

= min. 71 mA (Q and R not interconnected) *

Available transient charge when V_Q changes from 2/3~Vp to 0.5~V in $1.5~\mu s$

Q_{QT} = min. 75 nC (Q and R interconnected) = min. 80 nC (Q and R not interconnected)


Transistor TR2 non-conducting

Voltage V_{O} = absolute max. 15 V

Maximum wiring capacitance

1000 pF

Delays and switching times



Pulse duration: $t_{p1} = min. 6 \mu s$ $t_{p2} = min. 6 \mu s$

Fall delay : $t_{fd} = max. 3 \mu s$ (at $t_f = max. 1.5 \mu s$)

* When inductive loads are switched, the output transistor must be protected against voltage transients by means of a diode, mounted across the load, the anode connected to the Q-output terminal.

Recommended type of diode: BY100.

ONE-SHOT MULTIVIBRATOR

The unit OS 11 contains a monostable multivibrator circuit and a trigger gate. The trigger gate can be controlled by a d.c. voltage level, applied via an external diode, to terminal EG. The number of the trigger (T)-inputs can be extended with the aid of external diodes at the extension input ET.

With the aid of the trigger gates 2. TG 13, 2. TG 14 and 4. TG 15 extra triggering facilities can be made by connecting their Q-outputs to the W-input of the one-shot multivibrator.

When a negative-going voltage step is applied to terminal T, the circuit generates a pulse at the output(Q)-terminals, provided the gate is open. The duration of the output pulse can be increased by an external capacitor to be connected between the terminals EC_1 and EC_2 .

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating

storage

- 25 to + 55 °C

below 0 °C: derated output data


-55 °C to +75 °C

Weight


approx. 40 g

Case

high standard case



terminal location



drawing symbol

CIRCUIT DATA

Terminal

1 = EG = extension gate input

2 = not connected

3 = ET = extension trigger input

4 = W = extension trigger gate

5 = not connected

 $6 = Q_1 = \text{output } 1$

7 = T = trigger input

8 = not connected

9 = N = supply -12 V

10 = E = common supply 0 V

 $11 = EC_2 = for external capacitor$

12 = not connected

13 = not connected


14 = not connected

15 = not connected

 $16 = Q_2$ = output 2 $17 = EC_1$ = for external capacitor

18 = not connected

19 = P = supply + 12 V



Power supply

Terminal 9:
$$V_N = -12 \text{ V } \pm 5 \text{ %}$$
, $-I_N = 1 \text{ mA}$ nominal value 10: $V_E = 0 \text{ V common}$ 19: $V_P = +12 \text{ V } \pm 5 \text{ %}$, $I_P = 6 \text{ mA}$ of the current


INPUT REQUIREMENTS (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently).


Gate input (EG-terminals)

A d.c. voltage level is applied to terminal EG via an external diode. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.

Gate open

Voltage





Gate extension input EG: with two input diodes

Gate extension input EG: max. number of parallel input diodes: 7xOA85/OA95

Gate closed

Voltage

$$V_G = min. 0 V$$

= max. 0.3 V

Required direct current

$$-I_{GD} = max. 1.1 mA$$

Required transient charge when VG changes from 2/3 Vp to 0.5 V in 1.5 µs

$$-Q_{GT} = max. 1.2 nC$$

Time data

Trigger gate setting time Trigger gate inhibiting

t_{qi} = min 20 μs See point 7^{*}

<u>Trigger input (T-terminal)</u>

A negative-going voltage step is applied to terminal T. This voltage step on terminal T passes the gate, when it has been opened by the appropriate voltage level on terminal EG, and drives transistor TR3 in the conducting state and transistor TR4 in the non-conducting state.

time

^{*}Section "Time definitions" of "Circuit blocks 10-Series".

Required transient charge when V_T changes from $2/3\,V_P$ to 0.5 V in 1.5 μs $-Q_{TT}$ = max. 2.3 nC

Recommended type of diodes and maximum number connected in parallel at terminal ET: 6 x BAY 38/BAX13

0nC

<u>Time data:</u> see par. "Delays and switching times", below. Input noise level $V_p = max. 1.2 V$ peak to peak

Base-input (W-terminal)

Input capacitance max. 60 pF

Additional triggering facilities can be obtained by connecting the output of the trigger gates to terminal W of the one-shot multivibrator, e.g. 6 trigger gates may be connected in parallel to terminal W provided the total wiring capacitance $C_W = \max$. 30 pF

OUTPUT DATA (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently)

Transistor TR3 respectively TR4 conducting

Voltage $VQ_{1,2} = min. 0 V = max. 0.3 V$

 $T_{amb} = min. 0 ^{\circ}C$ $T_{amb} = min. - 25 ^{\circ}C^*$

Available direct current

output Q1 I_{QD} = min. 8.6 mA min. 5.5 mA output Q2 = min. 12.8 mA min. 9.5 mA

Available transient charge when V_Q changes from $2/3V_P$ to 0.5 V in 1.5 μ s

output Q_1 $Q_{QT} = min. 24 nC$ min. 17.2 nC output Q_2 $Q_{QT} = min. 29 nC$ min. 22 nC

=

^{*} Between 0 and **–** 25 °C to be derived by linear interpolation

Maximum wiring capacitance:

200 pF

Duration of the output pulse-

Intrinsic value $$t_{\rm f} + t_{\rm o} = {\rm max.~4~\mu s}$$ Increase with external capacitor Tolerance $$t_{\rm f} = {\rm max.~4~\mu s}$$ 1 $$\mu {\rm s.~per}$ 58~{\rm pF}$$ + 15%

Stability of output pulse duration

An increase in ambient temperature by 1° C gives a reduction of the pulse duration of less than 0.1% and vice versa.

There is practically no difference in duration between different output pulses at any combination of permitted supply voltages.

An increase of the leakage current of the external capacitor (C_{ext}) with 1 μA decreases the pulse duration by less than 0.4% and vice versa.

Delays and switching times

fall time : $t_f = max. 1.5 \mu s$ fall delay : $t_{fd} = max. 2 \mu s$ rise delay : $t_{rd} = max. 2 \mu s$ input pulse duration : $t_p = min. 2 \mu s$


output pulse duration: $t_0' = \text{depends on value of external bipolar capacitor}$

between terminals 11 and 17.

recovery time : trec = min. to

The minimum time between two successive input pulses is determined by two factors (see also the figure on the next page):

- 1) $2 \times t_0 \ge t_p + t_{gs}$: the next input pulse may start a time = t_0 after the trailing edge of the output pulse.
- 2) $2 \times t_0 < t_p + t_{gs}$: the next input pulse may start a time = t_{gs} (20 µsec) after the trailing edge of the preceding input pulse.





PULSE DRIVER

The unit PD 11 contains a monostable multivibrator circuit and a trigger gate. The trigger gate can be controlled by a d.c. voltage level applied via an external diode to terminal EG. The number of the trigger(T) inputs can be extended with the aid of external diodes at the extension input ET.

With the aid of the trigger gates 2. TG 13, 2. TG 14 and 4. TG 15 extra triggering facilities can be made by connecting their Q-outputs to the W-input of the pulse driver.

When a negative-going voltage step is applied to terminal T, the circuit generates a pulse at the output Q -terminal, provided the gate is open.

The duration of the output pulse can be increased by an external capacitance to be connected between the terminals EC_1 and EC_2 .

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating

- 25 to +55 °C -55 to +75 °C


storage

Weight


approx. 40 g

Case

high standard case



terminal location



drawing symbol

CIRCUIT DATA

Terminal

1 = EG = extension gate input

2 = not connected

3 = ET = extension trigger input

4 = W = extension trigger gate

5 = not connected

6 = Q = output

7 = T = trigger input

8 = not connected

9 = N = supply -12 V

10 = E = common supply 0 V

 $11 = EC_1$ = for external capacitor

12 = not connected

13 = not connected

14 = not connected


15 = not connected

16 = not connected

 $17 = EC_2 =$ for external capacitor

18 = not connected

19 = P = supply + 12 V



Power supply

Terminal
$$9: V_N = -12 \lor \pm 5 \%$$
, $-I_N = 1.5 \text{ mA}$
(transistor TR3 non-conducting)
 $= 1.7 \text{ mA}$
(transistor TR3 conducting)
 $10: V_E = 0 \lor \text{common}$
 $19: V_P = +12 \lor \pm 5 \%$, $I_P = 19 \text{ mA}$
(transistor TR3 non-conducting)
 $= 28 \text{ mA}$


(transistor TR3 conducting)

The current values are nominal INPUT REQUIREMENTS (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently).

Gate input (EG-terminal')

Gate open


A d.c. voltage level is applied to terminal EG via an external diode. A "positive low" voltage closes the gate, whilst a "positive high" voltage opens the gate.



AAY21/AAY32

 $V_G = min. 2/3Vp$ = max. V_p

> Gate extension input EG: max number of parallel input diodes: 7xOA85/OA95



Gate extension input EG: with two input diodes

Gate closed

$$V_G = min. 0 V$$

= max. 0.3 V

Required direct current

$$-I_{GD} = max. 1.1 mA$$

Required transient charge when VG changes from 2/3 Vp to 0.5 V in 1.5 μs

Time data

$$t_{gs} = min. 26 \mu s$$

 $t_{gi} = min. 26 \mu s$

April 1968

^{*}Section "Time definitions" of "Circuit blocks 10-Series".

Trigger input (T-terminal)

A negative-going voltage step is applied to terminal T. This voltage step on terminal T passes the gate, when it has been opened by the appropriate voltage level on terminal EG, and drives transistor TR3 in the conducting state.

Voltage	Gate	open .	Gate closed			
Voltage	٧ _G	= min. $2/3 V_p$ = max. V_p	= min. 0V = max. 0.3V			
Required direct current	-I _{TD}	= max. 1.1 mA	0 mA			

Gate open

Required transient charge when V_T changes from $2/3\,VP$

to 0.5 V in 1.5 μs

 $-Q_{TT} = max. 3.2 nC$ 0 nC

Recommended type of diodes and maximum number connected in parallel at terminal ET: 6 x BAY38/BAX13

Gate closed

Time data: see par. "Delays and switching times".

Input noise level

 $V_n = max$, 1.2 V peak to peak

Base-input (W-terminal)

Input capacitance

max. 60 pF

Additional triggering facilities can be obtained by connecting the output of the trigger gates to terminal W of the pulse driver, e.g. 6 trigger gates may be connected in parallel to terminal W provided the total wiring capacitance $C_W = \max$. 30 pF

OUTPUT DATA (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently).

Transistor TR3 conducting

Voltage $V_Q = \min_{max. 0.3 V} V_Q = \max_{max. 0.3 V} V_Q = \max_{max. 0.3 V} V_Q = \min_{max. 0.3 V}$

Available direct current $I_{OD} = min \cdot 100 \text{ mA}$

Available transient charge when VQ changes from 2/3 Vp to 0.5 V in 1.5 us

to 0.5 V in $1.5 \,\mu\text{s}$ Q_{QT} = min. 185 nC

Maximum wiring capacitance

1500 pF

Delays and switching times

fall time : $t_f = max$. 1.5 μs fall delay : $t_{fd} = max$. 2 μs input pulse duration : $t_p = min$. 2 μs

input pulse duration : $t_p^{1\alpha} = \min_p 2 \mu s$ output pulse duration : $t_p^{1\alpha} = \text{depends on value of external capacitor between}$


terminals 11 and 17.

= max. 5 ms

recovery time : trec= min. 2 to

The minimum time between two successive input pulses is determined by two factors:

- 1) $3 \times t_0 \ge t_p + t_{gs}$: the next input pulse may start a time = 2 t_0 after the trailing edge of the output pulse.
- 2) $3 \times t_0 \le t_p + t_{gs}$: the next input pulse may start a time = t_{gs} (26 µsec) after the trailing edge of the preceding input pulse.



Duration of the output pulse

Intrinsic value $t_f + t_o = max. 4 \mu s$ Increase with external capacitor $1 \mu s$ per 280 pF Tolerance $\pm 15 \%$

Stability of output-pulse duration

An increase in ambient temperature by 1 °C gives a reduction of the pulse duration of less than 0.1 % and vise versa.

There is practically no difference in duration between different output pulses at any combination of permitted supply voltages.

An increase of the leakage current of the external capacitor (C_{ext}) with 1 μ A decreases the pulse duration by less than 0.15% and vice versa.

PULSE SHAPER

The unit PS 10 contains a Schmitt trigger (squaring) circuit followed by an inverting amplifier.

An input signal of a magnitude exceeding the tripping level of the unit, is re-shaped and inverted into the standard d.c. level at the output. The output voltage transients are short and suitable for driving the various circuits at their trigger(T) inputs.

The ferminals A and B are provided in order to be able to use the PS 10 for the following purposes:

- 1 as a pulse shaper, driven by an external source
- 2 as a relaxation oscillator circuit
- 3 as a pulse shaper, driven by circuit blocks of the 10-series.

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient temperature range:

operating

-25 to +55 °C

below 0 °C: derated data -55 °C to +75 °C

storage


Weight

Case


approx. 30 g low standard case








terminal location



drawing symbol

CIRCUIT DATA

Terminal 1 = A = resistor input (interconnected to terminal 17) 2 = B = direct base input 3 = not connected 4 = E = common supply 0 V (interconnected to terminal 10) 5 = not connected 6 = Q = output7 = not connected 8 = not connected 9 = N = supply - 12 V10 = E = common supply 0 V (interconnected to terminal 4) $11 = X_2 = internally connected$ 12 = not connected 13 = not connected $14 = X_1 = internally connected$ 15 = not connected 16 = not connected 17 = A = resistor input (interconnected to terminal 1) 18 = P = supply + 12 V) 19 = P = supply + 12 V) terminals 18 and 19 interconnected



Power supply

Terminal 9:
$$V_N = -12 \text{ V } \pm 5\%$$
, $-I_N = 1 \text{ mA}$ nominal value 10: $V_E = 0 \text{ V common}$ 19: $V_P = +12 \text{ V } \pm 5\%$, $I_P = 6 \text{ mA}$ of the current

INPUT REQUIREMENTS (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently).

Application 1

Unit driven by an external source with $R_i = \max_{i=1}^{n} 24 \text{ k}\Omega$

= $max.16 k\Omega (T_{amb} = min.-25 °C)^*$

Input voltage to be applied to terminal B

Current

Transistor TR3 conducting (output level "positive low")

Voltage
$$V_B = max. 0.36 V_P$$

limiting value $= max. 10 V$


Transistor TR3 non-conducting (output level "positive high")

 $-I_{R} = max. 0.01 mA$

Voltage
$$V_B = min. 0.13 V_P$$
 limiting value $V_B = max. 1.2 V$

Hysteresis (difference between on and off tripping level)

Voltage $\Delta V_{R} = min.0.12 V_{P}$



The hysteresis is affected by the $R_{\hat{i}}$ of the external source.

The relation is given by the following formula:

$$T_{amb} = min. 0 ^{\circ}C$$

$$\Delta V_{i} = min. (0.12 \text{ Vp} - 0.057 \text{ R}_{i})$$

$$T_{amb} = min. - 25 ^{\circ}C$$

$$= min. (0.12 \text{ Vp} - 0.085 \text{ R}_{i})$$

$$\Delta V_{B} = \frac{\Delta V_{i}}{1 + 0.07 \text{ R}_{i}}$$

$$= \frac{\Delta V_{i}}{1 + 0.084 \text{ R}_{i}}$$

R; in $k\Omega$ and V in volt

Application 2: Unit used in a relaxation oscillator circuit

Application information will be issued separately.

Application 3: Unit driven by circuit blocks of the 10-series

For this operation terminal A has to be connected to V_P (terminal 18) and the input voltage V_G has to be applied to terminal B via a diode, e.g. type OA 85/OA 95.

* Between 0 and -25 °C to be derived by linear interpolation.

Transistor TR3 non-conducting (output level "positive high")

$$v_G = min. 0 v$$

= $max. 0.3 V$

Required direct current

Required transient charge when VB changes from 2/3 VP to 0.5V in 1.5 µs

$$-Q_{GT} = max. 0.8 nC$$

Transistor TR3 conducting (output level "positive low")

Voltage

$$V_G = min. 2/3 V_P$$

Type of diodes and number to be connected in parallel to terminal B: 30 x OA 85/OA 95/AAY 21/AAY32

OUTPUT DATA (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$ unless specified differently)

Transistor TR3 conducting (output level "positive low")

Voltage

$$V_Q = min. 0 V$$

= max. 0.3 V

Available direct current

$$I_{QD} = min. 10 \text{ mA}$$

= min. 7.7 mA $(T_{amb} = min. - 25 ^{\circ}C)^{*}$

Available transient charge when VO changes from 2/3 Vp to 0.5 V in 1.5 µs

$$Q_{QT} = \min. 39 \text{ nC}$$

min. 21 nC $(T_{amb} = \min. -25 ^{\circ}C)^{*}$

Maximum wiring capacitance


Delays and switching times

pulse duration : $t_{p1} = min. 6$

 $t_{p2} = min. 3$ $: t_{fd} = max. 0.1 \mu s$

rise delay : $t_{rd} = max. 0.1 \mu s$: $t_f = max. 1.5 \mu s$

* Between 0 and - 25 °C to be derived by linear interpolation.



fall delay

RELAY DRIVER

The unit comprises a single input positive diode gate followed by a non-inverting amplifier, intended for driving relays. The number of gate (G) inputs can be extended by means of external diodes to be connected to the extension gate input EG.

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Maximum pulse repetition frequency

100 Hz

Ambient temperature range:

operating

storage


-25 to +55 $^{\circ}$ C

below 0 °C: derated output data


-55 °C to +75 °C

Weight Case approx. 30 g

low standard case



terminal location




drawing symbol

CIRCUIT DATA

Terminal

1 = EG	= extension gate input	11 =	not connected
2 =	not connected	12 =	not connected
3 =	not connected	13 =	not connected
4 =	not connected	14 =	not connected
5 = G	= gate input	15 =	not connected
6 =	not connected	16 = Q =	output
7 =	not connected	17 =	not connected
8 =	not connected	18 =	not connected
9 = N	= supply - 12V	19 = P =	supply + 12V
10 = E	= common supply 0V		



Power supply

Terminal 9:
$$V_N = -12V \pm 5\%$$
; $-I_N = 4.2$ mA (output transistor non-conducting values $-I_N = 16.8$ mA (output transistor conducting $-I_N = 16.8$ mA (output transistor conducting $-I_N = 10.8$ mA (output transistor non-conducting $-I_N = 12V \pm 5\%$ $-I_N = 16.8$ mA (output transistor non-conducting values $-I_N = 12V \pm 5\%$ $-I_N = 12V \pm 12V \pm$

INPUT REQUIREMENTS (at $V_p = 11.4V$ and $V_N = -12.6V$ unless specified differently).

conducting

Output transistor conducting

Voltage
$$V_G = \max_{min.} 0.3V$$

current

RD 10

Total required direct

current

$$-I_{GD} = max. 4.7 \text{ mA}$$

Total required transient charge, when V_G changes from $2/3 V_P$ to 0.5V in

1.5 µs

$$-Q_{GT} = max. 3.4 nC$$

Output transistor non-conducting

Voltage

$$V_G = min. 2/3V_p$$

= max. V_p

Type of diodes and maximum number connected in parallel at terminal EG: 12 x AAY21/AAY32

OUTPUT DATA

Output transistor conducting

Voltage

$$-V_Q = max. 0.5V$$

Available load current

$$-I_Q$$
 = min. 200 mA
= min. 132 mA $(T_{amb} = min. - 25 \, ^{\circ}C)^{*}$

Output transistor non-conducting

Voltage

Leakage current

$$-I_{\Omega} = max. 2.5 mA$$

Notes: 1) Protection diode

When inductive loads are switched, the output transistor T₂ must be protected against voltage transients by means of a diode, mounted across the load, the cathode connected to the Q - output terminal. Recommended type of diode: BY100.

2) Mounting rules

Due to heat dissipation it is not allowed to mount more than 8 units RD10 on e.g. a printed-wiring board of the standard dimensions (121.8 mm \times 207.0 mm \times 1.6 mm).

This holds for vertical mounting as well as for horizontal mounting. Moreover the units must be spread over the board as much as possible. Mounting of 3 printed-wiring boards equipped with RD 10's adjacent to each other in the mounting chassis 4322 026 38240 is prohibited without forced cooling.

* Between 0 and -25 °C to be derived by linear interpolation.



RELAY DRIVER

The unit comprises a single input positive diode gate followed by a non-inverting amplifier, intended for driving inductive and resistive loads. The number of gate (G) inputs can be extended by means of external diodes to be connected to the extension gate input EG.

The output transistor TR3 is cut off, only when all inputs are at a positive high level (min. $2/3~V_D$).

The terminal location is exactly similar to that of the RD 10.

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Maximum pulse repetition frequency 100 Hz

Ambient temperature range:

operating $-25 \text{ to } +55 \text{ }^{\circ}\text{C}$

storage $-55 \text{ to} + 75 \text{ }^{\circ}\text{C}$

Weight approx. 30 g


Case low standard case

EG n.c. n.c. n.c. G n.c. n.c. n.c. N₁ E

1 11 2 12 3 13 4 14 5 15 6 16 7 17 8 18 9 19 10

n.c. n.c. n.c. n.c. n.c. Q n.c. n.c. P

terminal location




drawing symbol

CIRCUIT DATA

Terminal

1 = EG = extension gate inp	out 11 = not connected
2 = not connected	12 = not connected
3 = not connected	13 = not connected
4 = not connected	14 = not connected
5 = G = gate input	15 = not connected
6 = not connected	16 = Q = output
7 = not connected	17 = not connected
8 = not connected	18 = not connected
$9 = N_1 = \text{supply} - 12 \text{ V}$	19 = P = supply + 12 V
10 = E = common supply 0	V



Power supply

Terminal 9:
$$V_{N_1}$$
 = -12 $V \pm 5\%$; -I $_{N_1}$ = 17 mA (output transistor conducting

10 : V_E = 0 V common 19 : V_p = +12 V \pm 5%; I_p = 8 mA (output transistor conducting

nominal values of the current

Output voltage: $-V_{N_2}$ = 12 V up to max. 55 V; $-I_{N_2}$ = max. 200 mA

INPUT REQUIREMENTS (at $\,{
m V_p}$ = 11.4 V and ${
m V_{N_1}}$ = -12.6 V unless specified differently)

Output transistor conducting

 $V_G = \max_{m} 0.3 V$ Voltage

D90

Total required direct current -IGD = max. 4.7 mA

Total required transient charge, when V_G changes from 2/3 V_p to 0.5 V in 1.5 μs

 $-Q_{GT} = max. 3.4 nC$

Output transistor non-conducting

Voltage $V_G = \frac{\text{min. } 2/3 \text{ Vp}}{\text{max. Vp}}$

Type of diodes and maximum number connected in parallel at terminal EG: 12 x OA95/OA85

OUTPUT DATA

Output transistor conducting

Voltage $-V_Q = max. 0.8 V$ Available load current $-I_Q = min. 200 mA$

Output transistor non-conducting

Voltage $-V_O$ = absolute max. 55 V

Leakage current $-I_O = max. 5 mA$

Notes:

1. Protection diode

When inductive loads are switched, the output transistor TR_3 must be protected against voltage transients by means of a diode, mounted across the load, the cathode connected to the Q - output terminal. Recommended types of diode: BAY39/1N921/1N922/BAX78.

2. Mounting rules

Due to heat dissipation it is not allowed to mount more than 8 units RD 11 on e.g. a printed-wiring board of the standard dimensions (121.8 mm x 207.0 mm x 1.6 mm).

This holds for vertical mounting as well as for horizontal mounting. Moreover the units must be spread over the board as much as possible. Mounting of 3 printed-wiring boards equipped with RD 11's adjacent to each other in the mounting chassis $4322\,026\,38240$ is prohibited without forced cooling.

3. Power supply

When the power supplies are switched on or switched off, care must be taken that the output voltage $V_{\mbox{N}2}$ may only be applied without the presence of the other supply voltages $V_{\mbox{N}1}$ and $V_{\mbox{D}}$ for a time of max. 60 s.

April 1969 | D91



POWER AMPLIFIER

The PA10 consists of a npn/pnp/pnp transistor amplifier circuit, designed to be used as a power amplifier in the "10-series" of circuit blocks.

The amplifier can be driven directly by the circuit blocks FF 10, FF 11, FF 12, 2G110, 2G111, 2G112, OS11, PD11, PS10, GA 11 and TU10.


The output loadability is 2A, 55 V (abs. max. values). The built-in diode across the output terminals protects the output transistor against voltage transients which occur when the unit is driving an inductive load.

The circuit is mounted on a glass epoxy printed-wiring board, the output transistor is provided with an aluminium heat sink.

Ambient temperature range:

operating - 25 to + 55 °C storage - 55 to + 75 °C approx. 90 g

Weight



drawing symbol

CIRCUIT DATA

Terminal

1 = G = gate input

2 = EG = extention gate input

 $3 = N_1 = \text{supply} - 12 V$

4 = P = supply + 12V

 $5 = E_1 = common supply 0 V$


6 = K = cathode of diode D 4

 $7 = E_2 = common supply 0 V$

 $8 = \overline{N_2} = \text{supply abs. max. } 55 \text{ V}$

 $9 = N_2' = \text{supply abs. max. } 55 \text{ V}$

10 = Q = output



April 1968

Power supply

Terminal
$$3: V_{N_1}^{=} - 12 V \pm 5\%$$
, $-I_{N_1}^{=} = max. 30 mA (TR_3 conducting)$
= max. $18 mA (TR_3 non-conducting)$


4:
$$V_p$$
 = + 12 V ± 5%, I_p = max. 41 mA (TR₃ conducting)
= max. 39.5 mA (TR₃ non-conducting)

5: $V_{F1} = 0 V$ common

7: $V_{F2} = 0 \ V \ common$

8:- V_{N2} = 12 V up to max. 55 V, - I_{N2} = max. 2A

MECHANICAL CONSTRUCTION



The dimensions (max $111.9 \,\mathrm{mm} \times 38.7 \,\mathrm{mm} \times 35 \,\mathrm{mm}$) and terminal location can be seen from the drawing given above.

Since the aluminium heat-sink is insulated from the circuit, no special measures need be taken regarding the mounting of the unit. The mechanical design of the PA 10 is based on its use in the standardized mounting chassis 4322 026 38240. For this purpose the PA 10 is to be mounted directly on a printed-wiring board. On such a standard printed-witing board (4322 026 38680), up to four PA 10's can be mounted; it takes two positions in the chassis 4322 026 38240. To ensure proper cooling of the unit, the PA 10 has to be mounted in such a way that a free flow of air through it is guaranteed.



D94 | | April 1968

INPUT REQUIREMENTS

A d.c. voltage level is applied to terminal G.

Output transistorTR3 non-conducting

voltage $V_G = \max_{min. 0 \text{ V}} 0.3 \text{ V}$

required direct current - I_{GD} = max. 5.3 mA

required transient charge when V_G changes from 2/3 V_p to 0.5 V - Q_{GT} = max. 5.2 nC

changes from $2/3 \text{ V}_p$ to 0.5 V in 1.5 μs

Output transistor TR3 conducting

voltage $V_G = \min_{max, V_P} 2/3 V_P$

Type of diodes and maximum number connected in parallel at terminal EG: 12 x OA85/OA95

OUTPUT DATA

Output transistorTR3non-conducting

voltage $-V_{O} = absolute max. 55V$

leakage current $-I_Q = max. 30 mA$

Output transistor TR3 conducting

voltage $-V_Q = max. 1.2V$

available load current

- I_Q = min. 2A (switching rate = max. 40 Hz)

For load currents less than 2A the

maximum switching rate has to be determined with the formula below:

 $f_{\text{max}} = 360 - 160 |I_{Q}|$


Delays and switching times (for orientation only)

Unit loaded with a resistor of 30 Ω

Rise delay: $t_{rd} = max$. 10 μ s Rise time: $t_r = max$. 50 μ s

Fall delay: $t_{fd} = max$. 25 μs


Fall time: $t_f = max.100 \mu s$



Unit loaded with an inductive load

The unit is provided with a built-in diode to protect the output transistor against voltage transients which occur when an inductive load is switched. This protection is realized at the expense of a very long fall delay time of the current in this load.

At supply voltages below $55\,\mathrm{V}$, however, a wire jumper in series with this diode can be interchanged with a resistor to decrease this delay time. The max. permissible value of this resistor is given in the figure below with the current, flowing through the load at the moment of switching-off, as parameter.



NUMERICAL INDICATOR TUBE DRIVER

The unit ID 10 can drive the numerical indicator tube ZM1000, ZM1020 or ZM1080. It has to be driven by a decade counter operating in the 1-2-4-8 or 1-2-4-2 (jump at 8) code.

The unit comprises the decoding circuits for both codes as well as the driver stages for the ZM1000, ZM1020 or ZM1080.

When the decade counter is set on digit number 0, the inputs A, B, C and D of the ID 10 are to be connected to the outputs of the flip-flops in the decade, which are at low level. Consequently the inputs \overline{A} , \overline{B} , \overline{C} and \overline{D} are to be connected to the flipflop outputs which are at high level.

Primarily the ID 10 forms a load for outputs of flip-flops, which are at high level. For flip-flop outputs at low level the ID 10 forms a relative low load.

So any additional load in excess of the ID 10 is restricted by the specified minimum value of the high level for the flip-flop outputs.

The last flip-flop of the decade counter is still capable to drive the next decade.

The circuit is mounted inside a sealed metal can with 19 wire terminals.

Ambient-temperature range:

operating

-55 to +55 °C

storage


-55 to +85 °C

Weight

approx. 40 g

Case

high standard case




terminal location



drawing symbol







CIRCUIT DATA

Terminals

$1 = Q_0$	=	output	to	be	connected	to	pin	ko.	of indicator tube
$2 = Q_{1}$	=	output	to	be	connected	to	pin	k1	of indicator tube
$3 = Q_2$	=	output	to	be	connected	to	pin	k2	of indicator tube
$4 = Q_{5}$	=	output	to	be	connected	to	pin	k <u>5</u>	of indicator tube
$5 = Q_4$	=	output	to	be	connected	to	pin	k4	of indicator tube
$6 = Q_6$	=	output	to	be	connected	to	pin	k6	of indicator tube
$7 = Q_8$	=	output	to	b e	connected	to	pin	kg	of indicator tube
$8 = Q_9$	=	output	to	be	connected	to	pin	k9	of indicator tube
$9 = \overline{A}$	=	input	to	be	connected	to	Q of	f dri	ving flip-flop A
10 = E	=	commo	n s	upp	oly 0V				
11 = Q3	=	output	to	be	connected	to	pin	k ₃	of indicator tube
12 = C									ving flip-flop C
13 = B	=	input	to	be	connected	to	Q of	f dri	ving flip-flop B
$14 = \overline{B}$	=	input	to	be	connected	to	Qo	f dri	ving flip-flop B
15 = Q7	=	output	to	be	connected	to	pin	k7	of indicator tube
16 = D	=	input	to	be	connected	to	Q of	f dri	ving flip-flop D
17 = D	=	input							ving flip-flop D
18 = C	=	input	tc	be	connected	to	Q of	f dri	ving flip-flop C
19 = A	=	input	to	be	connected	to	Qo	f dri	ving flip-flop A

Power supply

Terminal 10:0V common, connected to the metal case

$$V_b = 250 V \pm 10\%$$
, $R_a = 68 k\Omega \pm 2\%$ power supply for the ZM1000, $V_b = 250 V \pm 15\%$, $R_a = 62 k\Omega \pm 2\%$ ZM1020 or ZM1080

INPUT REQUIREMENTS

Input at low level

When the ID 10 is driven by flip-flops with only the Q-outputs connected to the inputs of the ID 10, the Q-outputs of these flip-flops may furthermore be loaded with a number of 10-series diode-inputs, provided each driven input represents a load of $-l_D = \max$. 1.1 mA and $-QT = \max$. 3.4 nC, as stated on the next page.



input ID 10	number of diode-inputs						
	min. 0 ℃	min 25 ℃					
A,Ā,D	6	6					
В	7	5					
B̄, C, C̄, D̄	4	4					

The loadability of the flip-flop outputs can be increased by connecting an external resistor of 51 k Ω ± 5% in parallel for each additional diode-input with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and the positive voltage supply V_p .

This resistor however represents a load at low level for the driving unit.

Required direct current : IR = max. 0.2 mA

Required transient charge: $Q_R = max$. 0.2 nC

Note - When a current is flowing towards the unit the positive sign is used.

OUTPUT DATA

The outputs Q₀ up to and including Q₉ of the ID 10 have to be connected to the pins k₀ up to and including k₉ of the numerical indicator tube ZM1000, ZM1020 or ZM1080.


The anode of these tubes has to be connected via a resistor R_{α} to the high voltage power supply V_{b} .


The current available at these 10 numerical outputs of the ID 10 can cope with the required cathode current I_k of the indicator tube ZM1000, ZM1020 or ZM1080, when the following conditions are observed:


- a. operation temperature range
- b. power supply V_b for ZM1000, ZM1020 or ZM1080
- c. anode series resistor Ra

In the following graphs these data are specified.










Wiring capacitance at each output Q-terminal of the ID10:

max. 500 pF

DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-11

The assembly consists of four circuit blocks FF 12, with or without a circuit block ID 10, mounted on a printed-wiring board. It is available in five versions.

- DCA 10 A catalog number 2722 009 02001.

This assembly contains four flip-flops FF 12, intended to be used as a single decade counter, operating in the 1-2-4-8 code, and a numerical indicator tube driver ID 10, providing the BCD - to decimal decoding- and driving circuits for the numerical indicator tube ZM1000, ZM1020 or ZM1080.

The required interconnections are shown in Figs. 1 and 2.

- DCA 10 B catalog number 2722 009 02011.

This assembly is identical to the DCA 10 A but without the circuit block ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10 separately (see Figs. 7 and 8).

- DCA 10 C catalog number 2722 009 02021.

This assembly contains four flip-flops FF 12, intended to be used as a buffer memory. When the trigger inputs of the four flip-flops are interconnected externally, with one trigger pulse applied to this common trigger line, the contents of a decade counter can be shifted in parallel into the buffer memory. To this end the Q-outputs of the decade counter have to be connected to the corresponding gate inputs (G) of the buffer memory flip-flops.

Furthermore the assembly contains the numerical indicator tube driver ID 10, providing the BCD - to decimal decoding and driving circuits for the numerical indicator tube ZM1000, ZM1020 or ZM1080.

The required interconnections are shown in Figs. 9 and 10.

- DCA 10 D catalog number 2722 009 02031.

This assembly is identical to the DCA 10 C but without the circuit block ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10 separately (see Figs. 11 and 12).

- DCA 10 E catalog number 2722 009 02041.

This assembly contains four flip-flops FF 12, intended to be used as a binary counter, scaler of 16.

The required interconnections are shown in Figs. 13 and 14.

All these versions are provided with the capacitors C_1 and C_2 , which filter the supply voltages from noise. These capacitors are mounted on the printed-wiring board.

The bare printed-wiring board (catalog number 4322 026 38700), provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material. Moreover, the printed-wiring board is delivered with an extractor and a locking device. With the mating connector (catalog number 2422 020 52591), not supplied with the assembly, the printed-wiring board of standard dimensions (121.8 mm x 207.0 mm x 1.6 mm) can be used directly in the standard mounting chassis (catalog number 4322 026 38240). The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 4322 026 32150).

Counting rate

max, 30 kHz

Ambient temperature range

 $-25 \text{ to } +55 \text{ }^{\circ}\text{C}$

operating

below 0 OC: derated output data

storage

 $-55 \text{ to} + 75 ^{\circ}\text{C}$


Weight

approx. 300 g


The date specified below apply to the DCA 10 A in particular.

For the sake of simplicity for the other versions only data are specified separately, which differ from those of the DCA 10 A.

D104 | April 1969



DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER DCA 10 A



Terminals

- 1 = trigger input T of flip-flop D
- 2 = output Q of flip-flop A
- 3 = output Q of flip-flop C
- 4 = output Q of flip-flop D
- $5 = \text{output } \overline{Q} \text{ of flip-flop } D$
- 6 = numerical output 7 of ID 10
- $7 = \text{output } \overline{Q} \text{ of flip-flop B}$
- 8 = output Q of flip-flop B
- 9 = output \overline{Q} of flip-flop C
- 10 = numerical output 3 of ID 10
- 11 = gate input G of flip-flop D
- 12 = trigger input T of flip-flop B
- 13 = gate input G of flip-flop B

- rig.z. Donion
 - 14 = extension gate input EG of flip-flop A
 - 15 = gate input G of flip-flop B
 - 16 = base input W of flip-flop A
 - 17 = gate input G of flip-flop A
 - 18 = set input S of flip-flop B
 - 19 = additional trigger input T of flipflop A
 - 20 = trigger input T of flip-flop A
 - 21 = common negative supply -12 V
 - 22 = common positive supply + 12 V
 - 23 = common supply 0 V

_	_	
_	•	
	-	
		150

```
la = set input S of flip-flop D
                                         13a = gate input G of flip-flop C
 2a = set input S of flip-flop D
                                         14a = extension gate input EG of flip-flop A
 3a = \text{output } \overline{Q} \text{ of flip-flop } A
                                         15a = gate input G of flip-flop C
 4a = numerical output 9 of ID 10
                                         16a = base input W of flip-flop A
 5a = numerical output 8 of ID 10
                                         17a = gate input G of flip-flop A
 6a = numerical output 6 of ID 10
                                         18a = set input S of flip-flop B
                                         19a = trigger input T of flip-flop C
 7a = numerical output 4 of ID 10
8a = numerical output 5 of ID 10
                                         20a = set input S of flip-flop A
 9a = numerical output 2 of ID 10
                                         21a = set input S of flip-flop A
                                         22a = set input S of flip-flop C
10a = numerical output 1 of ID 10
                                         23a = set input S of flip-flop C
11a = numerical output 0 of ID 10
12a = gate input G of flip-flop D
```

Power supply

Terminal 21:
$$V_N$$
 = -12 $V \pm 5\%$, $-I_N$ = 4.1 mA
22: V_P = +12 $V \pm 5\%$, I_P = 30 mA
23: V_R = 0 V common

INPUT REQUIREMENTS (at V_P = 11.4 V and V_N = -12.6 V unless specified differently)

Set/reset input (S-terminals)

Each S-input of the four flip-flops is brought out separately. A "positive low" voltage (between $0\,V$ and $0.3\,V$) drives the corresponding transistor into the non-conducting state.

Transistor-conducting Voltage	v_S	= min. = max.	2/3 V _P V _P
Transistor non-conducting Voltage	v_{S}	= min. = max.	0 V 0.3 V
Required direct current	$-I_{\mathrm{SD}}$	= max.	1.95 mA
Required transient charge when V_S changes from 2/3 V_P to 0.5 V in 1.5 μs	-Q _{ST}	= max.	2.8 nC

15 μ s See point 5 x)

When the four flip-flops are reset simultaneously

Required direct current -ISD min. 7.8 mA Required transient charge when Vs changes from 2/3 Vp to 0.5 V in 1.5 μ s max. 11.2 nC -QST Time data min. 8 μ s See point 4 \mathbf{x}) Pulse duration Recovery time

 t_{st}

min.

min.

Gate input (G-terminals)

and T-signal

Time delay between S-

A d.c. voltage level is applied to terminal G.

A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2/3 V_p$ and V_p) opens the gate.

Gat: open

min. 2/3 V_{p} V_{G} Voltage max. Vр Gate closed min. Voltage max. 0.3 V Required direct current $-I_{\mathrm{GD}}$ max. 1.1 mA Required transient charge when V_G changes from 2/3 V_P to 0.5 V in $1.5 \mu \text{s}$ 1.2 nC -QGT = max. Time data 29 μ s See point 6 X) Trigger gate setting time min. t_{gs} 29 μ s See point 7 x)

 t_{gi}

Trigger input (T-terminals)

Trigger gate inhibiting time

A negative-going voltage step or trigger pulse is applied to the trigger inputs T of flip-flop A (terminal 20).

Each trigger pulse applied to this terminal switches the flip-flop, provided that the corresponding G- and EG inputs are left floating or min. 2/3 Vp (gate open).

April 1968

x) Section "Time definitions" of "Circuit blocks 10-Series".

	Gate open = min. 2/3 V _G = max.	$\begin{array}{rcl} & & \text{Gate closed} \\ V_P & = & \min. & 0 & V \\ V_P & = & \max. & 0.3 & V \end{array}$
Required direct current when V_T = max. 0.3 V	-I _{TD} = max. 1.1	mA = 0 mA
Required transient charge when V_T changes from 2/3 V_P to 0.5 V in 1.5 μs	-Q _{TT} = max. 3.4	nC = 0 nC
Time data		
Fall time	$t_f = max. 1.5$	μs
Pulse duration	$t_p = min. 2$	μ s See point 3 \times)
Trigger gate setting time	t_{gs} = min. 29	μs

Base input (W-terminals)

Capacitance (wiring plus output of TG 13, TG 14 or TG 15)

max. 95 pF

Note - The output capacitance of the trigger gates TG 13, TG 14 and TG 15 is max. 5 pF

OUTPUT DATA (at V_P = 11.4 V and V_N = -12.6 V, unless specified differently)

Decade counter section

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, including the numerical indicator tube driver ID 10, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the following table.

The loadability of the flip-flop outputs can be increased by connecting an external resistor in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and Vp. For each additional driven input, a parallel resistor of 51 $k\Omega\pm5\%$ is required. The total number of driven inputs is also specified in the following table.

^{*)} Section "Time definitions" of "Circuit blocks 10-Series".


-	•
-	
-	•
_	-
_	_
_	

flip-flop			2-A	FF1	2-B	FF 1	2-C	FF 1	2-D
output terminal				Ø	Q	Q	Q	Q	Q
Salpat terminar			2	7	8	9	3	5	4
max. number of 10-series circuit blocks, that may be driven, provided each driven input represents a load: $-I_D$ = max. 1.1 mA and $-Q_T$ = max. 3.4 nC	= min. 0 °C	5	2	3	5	3	3	2	5
max. number of driven 10-series circuit blocks	min. 0°C	6	5	5	5	5	4	4	6
with external parallel collector resistor(s)	min25 °C	5	3	4	3	4	3	3	5

Wiring capacitance at each Q-output m

max. 175 pF

Output levels during counting



The output levels at the Q-outputs of each flip-flop are shown in Fig.3.

Note that when a Q-output is at "positive low" ("0") level the corresponding \overline{Q} -output is at "positive high" ("1") level and vice versa.

After 10 negative-going pulses at the trigger input terminal 20, the output Q of flip-flop D delivers the negative-going carry pulse for the next decade, while the decade counter has resumed its initial position, namely all Q-output terminals being at "positive low" level.

The relation between a digit number (output ID 10) and the corresponding state of each flip-flop is shown in the figure as well.

Numerical indicator tube driver section

The outputs Q_0 (terminal 11a) up to and including Q_9 (terminal 4a) of the ID 10 have to be connected to the pins k_0 up to and including k_9 of the numerical indicator tube ZM1000, ZM1020 or ZM1080. The anode of these tubes has to be connected via a resistor (R_a) to the high voltage power supply (V_b) .

The current available at these 10 numerical outputs of the ID 10 can cope with the required cathode current $I_{\bf k}$ of the indicator tubes ZM1000, ZM1020 and ZM1080, when the following conditions are observed:

- operating-temperature range
- power supply V_b for ZM1000, ZM1020 and ZM1080
- anode series resistor Ra.

In the following graphs these data are specified.






Fig.4








Wiring capacitance at each Q-output of the ID10

max. 500 pF






Fig. 8. DCA10B

Terminals (Fig.8)

Similar to DCA 10 A, with exception of terminals 4a, 5a, 6, 6a, 7a, 8a, 9a, 10, 10a, 11a, which are inoperative.

INPUT REQUIREMENTS


Similar to DCA 10 A.

OUTPUT DATA (at V_P = 11.4 V and V_N = -12.6 V, unless specified differently)

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

flip-flop	FF	12-A	FF	12-B	FF	12-C	FF	12-D
output terminal	Q	Q	Q	Q	Q	Q	Q	Q
output terminar	За	2	7	8	9	3	5	4
available direct current: IQD in mA	7.1	6	7.1	6	7.1	6	6	7.1
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μs : Q_{QT} in nC	25.8	22.4	25.8	22.4	25.8	22.4	25.8	25.8

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{OT} with 5 nC.



=

Terminals (Fig.10)

Similar to DCA 10 A.

INPUT REQUIREMENTS

Similar to DCA 10 A, with the exception of the trigger input requirements due to the fact that in this version the trigger inputs of all the flip-flops have to be interconnected externally.

The input requirements for this common trigger line are:

Required direct current

when $V_T = \max . 0.3 \text{ V}$ -ITD = max. 4.4 mA

Required transient charge when $V_{\rm T}$ changes from 2/3 $V_{\rm P}$

to 0.5 $\stackrel{1}{V}$ in 1.5 μ s

 $-Q_{TT} = max. 13.6 nC$

OUTPUT DATA (at V_p = 11.4 V and V_N = -12.6 V, unless specified differently)

Buffer memory section

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, including the numerical indicator driver ID 10, the Q-outputs of each flip-flop in the buffer memory may furthermore be loaded as specified in the table below.

The loadability of the flip-flop outputs can be increased by putting an external resistor in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and $V_P.$ For each additional driven input a parallel resistor of 51 $k\Omega\pm5\%$ is required. The total number of driven inputs is also specified in the table below.

flip-flop			FF12-A		FF 12-B		FF12-C		FF 12-D	
output terminal			Q	Q	Q	Q	Q	Q	Q	
			2	7	8	9	3	5	4	
max. number of 10-series circuit blocks, that may be driven provided each	T _{amb} = min. 0°C	6	6	4	7	4	4	4	6	
driven input represents a load of $-I_D$ = max.1.1 mA and $-Q_T$ = max.3.4 nC	and	6	6	4	5	4	4	4	6	
max. number of driven 10-series circuit blocks,	T _{amb} =min. 0°C	7	7	6	7	6	6	6	7	
with external parallel collector resistor(s)	T _{amb} = min25 °C	6	6	5	5	5	5	5	6	

Numerical indicator tube driver section

Similar to DCA 10 A.







Fig.10. DCA 10 C



Terminals (Fig.12)

Similar to DCA 10 A, with the exception of terminals 4a, 5a, 6, 6a, 7a, 8a, 9a, 10, 10a and 11a, which are inoperative.

INPUT REQUIREMENTS

Similar to DCA 10 C.

OUTPUT DATA (at V_P = 11.4 V and V_N = -12.6 V, unless specified differently)

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the buffer memory may furthermore be loaded as specified in the table below.

flip-flop	FF	12-A	FF	12-B	FF	12-C	FF	2-D
output terminal	Q	Q	Q	Q	Q	Q	Q	Q
output terminal	3a	2	7	8	9	3	5	4
available direct current: I _{QD} in mA	8.2	8.2	8.2	8.2	8.2	8.2	8.2	8.2
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μ s: Q_{QT} in nC	27	27	27	27	27	27	27	27

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{QT} with 5 nC.






Fig.12. DCA 10 D






Fig.13

Terminals (Fig.14)




Fig.14. DCA 10 E

Similar to DCA 10 B.

INPUT REQUIREMENTS

Similar to DCA 10 A.


OUTPUT DATA (at $\rm V_P$ = 11.4 V and $\rm V_N$ = -12.6 V, unless specified differently)

In excess of the internal load, represented by the circuit blocks on the printedwiring board, the Q-outputs of each flip-flop in the binary counter may furthermore be loaded as specified in the table below.

flip-flop	FF	12-A	FF	12-B	FF	12-C	FF	12-D
output terminal	Q	Q	Q	Q	Q	Q	Q	Q
	3a	2	7	8	9	3	5	4
available direct current: IQD in mA	7.1	6	7.1	6	7.1	6	7.1	7.1
available transient charge when V_Q changes from 2/3 Vp to 0.5 V in 1.5 μ s; Q_{QT} in nC	25.8	22.4	25.8	22.4	25.8	22.4	25.8	25.8

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{OT} with 5 nC.

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-9

This assembly consists of eight circuit blocks FF 12, with or without a circuit block ID 10, mounted on a printed-wiring board. It is available in two versions.

- 2.DCA 11 A, catalog number 2722 009 02051.

This assembly contains eight flip-flops FF 12, intended to be used as a dual decade counter, operating in the 1-2-4-8 code, each decade provided with a common reset line. It contains also two numerical indicator tube drivers ID 10, providing the BCD - to decimal decoding - and driving circuits for the numerical indicator tube ZM 1000, ZM 1020 or ZM 1080.

The circuit diagram and the required interconnections are shown in Figs. 1 and 2.

April 1968

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

2722 009 02051 2722 009 02061

- 2.DCA 11 B, catalog number 2722 009 02061.

This assembly is identical to the 2.DCA 11 A, but without the circuit blocks ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10's separately (see Figs. 7 and 8).

The bare printed-wiring board (catalog number 4322 026 38710), provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material. Moreover the printed-wiring board is delivered with an extractor and a locking device.

With the mating connector (catalog number 2422 020 52591), not supplied with the assembly, the printed-wiring board of standard dimensions (121.8 mm \times 207.0 mm \times 1.6 mm) can be used directly in the standard mounting chassis (catalog number 4322 026 38240).

The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 4322 026 32150).

Counting rate

max. 30 kHz

Ambient-temperature range

operating

-25 to +55 °C

below 0 °C: derated output data

storage

 $-55 \text{ to} + 75 \text{ }^{\circ}\text{C}$

Weight

approx. 500 g

The data specified below apply to the 2.DCA 11 A in particular. For the sake of simplicity for the version 2.DCA 11 B only data are specified separately, which differ from those of the 2.DCA 11 A.

= = 2722 009 02051 2722 009 02061

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY


2.DCA11

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER 2.DCA 11 A

CIRCUIT DATA

For circuit diagram see next pages.









Fig.1b. 2.DCA 11 A







Terminals

- 1 = common reset input S of decade counter I
- 2 = output Q of flip-flop A
- 3 = output Q of flip-flop C
- 4 = output Q of flip-flop D
- $5 = \text{output } \overline{Q} \text{ of flip-flop } D$
- 6 = numerical output 7 of ID 10-I
- $7 = \text{output } \overline{Q} \text{ of flip-flop B}$
- 8 = output Q of flip-flop B
- $9 = \text{output } \overline{Q} \text{ of flip-flop } C$
- 10 = numerical output 3 of ID 10-I
- 11 = extension gate input EG of flip-flop A

```
12 = common reset input S of decade II
13 = numerical output 0 of ID 10-II
14 = numerical output 1 of ID 10-II
15 = numerical output 2 of ID 10-II
16 = numerical output 5 of ID 10-II
17 = numerical output 4 of ID 10-II
18 = output \overline{Q} of flip-flop D'
19 = numerical output 8 of ID 10-II
20 = output Q of flip-flop C'
21 = common negative supply -12 V
22 = common positive supply + 12 V
23 = common supply 0 V
 la = trigger input T of flip-flop A
 2a = additional trigger input T of flip-flop A
 3a = \text{output } \overline{Q} \text{ of flip-flop A}
 4a = numerical output 9 of ID 10-I
 5a = numerical output 8 of ID 10-I
 6a = numerical output 6 of ID 10-I
 7a = numerical output 4 of ID 10-I
 8a = numerical output 5 of ID 10-I
 9a = numerical output 2 of ID 10-I
10a = numerical output 1 of ID 10-I
11a = numerical output 0 of ID 10-I
12a = extension gate input EG of flip-flop A
13a = numerical output 3 of ID 10-II
14a = output Q of flip-flop C'
15a = output Q of flip-flop B'
16a = output \overline{Q} of flip-flop B'
17a = numerical output 7 of ID 10-II
18a = numerical output 6 of ID 10-II
19a = output Q of flip-flop D'
20a = numerical output 9 of ID 10-II
21a = output \(\overline{Q}\) of flip-flop A'
22a = output Q of flip-flop A'
23a = trigger input T of flip-flop A'
```

Power supply

Terminal 21: $V_N = -12 \text{ V} \pm 5\%$, $-I_N = 8 \text{ mA}$ 22: $V_P = +12 \text{ V} \pm 5\%$, $I_P = 60 \text{ mA}$

23: $V_E = 0 \ V \ common$

The current values are nominal

2.DCA 11

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

2722 009 02051 2722 009 02061

INPUT REQUIREMENTS (at V_P = 11.4 V and V_N = -12.6 V unless specified differently)

Set/reset input (S-terminals)

The flip-flops of the decades I and II are reset simultaneously at the terminals 1 and 12 respectively, when a "positive low" voltage (between 0 V and 0.3 V) is applied to the corresponding S-terminal.

Required direct current
$$-I_{SD}$$
 = min. 7.8 mA
Required transient charge
when V_S changes from 2/3 V_P
to 0.5 V in 1.5 μ s $-O_{ST}$ = max. 11.2 nC

When the decade is not reset, the voltage $V_{\mbox{\scriptsize S}}$ must be kept between max. $V_{\mbox{\scriptsize P}}$ and min. $2/3~V_{\mbox{\scriptsize P}}.$

Time data

Pulse duration
$$t_p = \min$$
. $8 \mu s$ Recovery time $t_{rec} = \min$. $15 \mu s$ See point 4^* Time delay between S- and T-signal $t_{st} = \min$. $15 \mu s$ See point 5^*

Extension gate input (EG-terminals)

A d.c. voltage level can be applied to the EG-terminals 12a and 11 via diodes type OA 95. A "positive low" voltage closes the gate, whilst a "positive high" voltage (between 2/3 Vp and Vp) opens the gate,

Gate open

Trigger gate setting time $t_{gs} = min$. 29 μs See point 6*

Trigger gate inhibiting time $t_{gs} = min$. 29 μs See point 7*



^{*} Section "Time definitions" of "Circuit blocks 10-Series".

Trigger input (T-terminals)

A negative-going voltage step or trigger pulse is applied to the interconnected trigger inputs T of flip-flops A and A' (terminals 23a and la respectively).

Decade counter I can be provided with a second trigger input (terminal 2a). Two diodes BAY 38 have to be mounted on the printed-wiring board.

Each trigger pulse applied to the terminal T switches the decade counter, provided that the G-inputs (EG-inputs via diode) are left floating or at min. 2/3 Vp (gate open).

		Gate open	Gate closed
	v_G	= min. 2/3 = max.	$V_P = \min_{v_P} 0 V_P$
Required direct current when $V_{\rm T}$ = max. 0.3 V	-I _{TD}	= max. 1.1	mA = 0 mA
Required transient charge when $V_{\rm T}$ changes from 2/3 $V_{\rm P}$ to 0.5 V in 1.5 $\mu \rm s$	-Q _{TT}	= max. 3.4	nC = 0 nC
Time data			
Fall time	t_{f}	= max. 1.5	μs
Pulse duration	$t_{\mathbf{p}}$	= min. 2	μ s See point 3 *
Trigger gate setting time	t_{gs}	= min. 29	μs

OUTPUT DATA (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$, unless specified differently)

Decade counter section

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, including the numerical indicator tube driver ID 10, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the following table.

The loadability of the flip-flop outputs can be increased by connecting an external resistor in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and Vp. For each additional driven input, a parallel resistor of 51 $k\Omega\pm5\%$ is required. The total number of driven inputs is also specified in the following table.

Wiring capacitance at each Q-output

max. 175 pF

^{*} Section "Time definitions" of "Circuit blocks 10-series".

-	•
_	
-	
-	
_	
_	•

flip-flop		FF 12-A(A')		FF 12-B(B')		FF 12-C(C')		FF 12	2-D(D')
		Q	Q	Q	Q	Q	Q	Q	Q
output terminal		3a (21a)	2 (22a)	7 (16a)	8 (15a)	9 (14a)	3 (20)	5 (18)	4(19a)
max. number of 10- series circuit blocks, that may be driven, provided	T _{amb} = min. 0 °C :	5	2	3	5	3	3	2	5
each driven input represents a load of -ID = max.1.1 mA and -QT = max.3.4 nC	each driven input represents a load of -ID = max.1.1 mA	5	2	3	3	3	3	2	5
max. number of driven 10-series circuit blocks,	T _{amb} = min. 0 °C	6	5	5	5	5	4	4	6
with external pa- rallel collector resistor(s)	T _{amb} = min. -25 °C	5	3	4	3	4	3	3	5

Output levels during counting




Fig.3

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

The output levels at the Q-outputs of each flip-flop are shown in figure 3. Note that, when a Q-output is at "positive low" ("0") level the corresponding \overline{Q} -output is at "positive high" ("1") level and vice versa.

After 10 negative-going pulses at the trigger input terminal 1a (23a) the output Q of flip-flop D (D') delivers the negative-going carry pulse for the next decade, while the decade counter has resumed its initial position, namely all Q-output terminals being at "positive low" level.

The relation between a digit number (output ID 10) and the corresponding state of each flip-flop is shown in figure 3 as well.

Numerical indicator tube driver section

The outputs Q_0 (terminals 11a and 13) up to and including Q_9 (terminals 4a and 20a) of the ID 10-I and ID 10-II respectively have to be connected to the pins k_0 up to and including k_9 of the corresponding numerical indicator tube ZM 1000, ZM 1020 or ZM 1080. The anode of these tubes has to be connected via a resistor (R_a) to the high voltage power supply (V_b) .

The current available at these ten numerical outputs of the ID 10 can cope with the required cathode current I_k of the indicator tubes ZM 1000, ZM 1020 and ZM 1080, when the following conditions are observed:

- operating-temperature range
- power supply V_b for ZM 1000, ZM 1020 and ZM 1080
- anode series resistor Ra.

In the following graphs these data are specified.






Fig.4







Wiring capacitance at each Q-output of the ID10 $\,$ max. 500 pF

2722 009 02051 2722 009 02061

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

2.DCA11

DUAL DECADE COUNTER 2.DCA 11 B CIRCUIT DATA

For circuit diagram see next pages.






Fig.7a. 2.DCA 11 B

Fig.7b. 2.DCA 11 B



2.DCA 11

DUAL DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

2722 009 02051 2722 009 02061

Terminals (Fig.8)

Similar to 2.DCA 11 A, with the exception of terminals 4a, 5a, 6, 6a, 7a, 8a, 9a, 10, 10a, 11a, 13, 13a, 14, 15, 16, 17, 17a, 18a, 19 and 20a, which are inoperative.

INPUT REQUIREMENTS

Similar to 2.DCA 11 A.

OUTPUT DATA (at V_P = 11.4 V and V_N = -12.6 V, unless specified differently)

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

flip-flop	FF 12	-A (A')	FF 12	-B (B ')	FF 12-	C (C')	FF 12	-D (D')
	Q	Q	Q	Q	Q	Q	Q	Q
output terminal	3a(21a)	2(22a)	7(16a)	8(15a)	9(14a)	3(20)	5(18)	4(19a)
available direct current: min. IQD in mA	7.1	6	7.1	6	7.1	6	6	7.1
available transient charge when V_Q changes from 2/3 Vp to 0.5 V in 1.5 μ s: min. Q_{QT} in nC	25.8	22.4	25.8	22.4	25.8	22.4	25.8	25.8

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{QT} with 5 nC.







Fig.8. 2.DCA 11 B

Ξ

DUAL DECADE COUNTER ASSEMBLY



RZ 22603-10

This assembly consists of eight circuit blocks FF 12 mounted on a printed-wiring board. It is available in three versions.

- 2. DCA 12 A, catalog number 2722 009 02071

This assembly contains eight flip-flops FF 12, intended to be used as a dual decade counter, operating in the 1 - 2 - 4 - 8 code.

The circuit diagram and the required interconnections made on the printed-wiring board are shown in Figs. 1 and 2.

- 2. DCA 12 B, catalog number 2722 009 02081.

This assembly contains four flip-flops FF12, intended for use as a decade counter operating in the 1 - 2 - 4 - 8 code, and four flip-flops FF 12 intended for use as a buffer memory.

The circuit diagram and the required interconnections made on the printedwiring board are shown in Figs. 4 and 5.

April 1968 | D141

The contents of the decade counter can be stored in the buffer memory by means of one trigger pulse on the common trigger line of the buffer memory section (terminal 4).

When the contents of the buffer memory has to be numerically indicated the numerical indicator tube driver ID 10 for ZM 1000, ZM 1020 and ZM 1080 can be connected directly to the Q-output terminals of the four flip-flops forming the buffer memory.

- 2. DCA 12 C, catalog number 2722 009 02091.

This assembly contains two chains of four flip-flops FF 12, intended to be used either as binary counters, scalers of 16 or as a binary scaler of 256, the latter when both chains are put in series. The circuit diagram and the required interconnections made on the printed-wiring board are shown in Figs.6 and 7. To obtain a scaler of maximum 256 the required interconnection between terminal 9a and 19 has to be made externally.

For reset purposes of all eight flip-flops, terminals 3 and 20 have to be interconnected externally.

All these versions are provided with the capacitors C_1 and C_2 , which filter the supply voltages from noise. These capacitors are mounted on the printed-wiring board.

The bare printed-wiring board (catalog number 4322 026 38720), provided with plated-through holes and double-sided gold plated contacts, is made of glass-epoxy material. Moreover the printed-wiring board is delivered with an extractor and a locking device.

With the mating connector (catalog number 2422 020 52591), not supplied with the assembly, the printed-wiring board of standard dimensions (121.8 mm x 207.0 mm x 1.6 mm) can be used directly in the standard mounting chassis (catalog number 4322 026 38240).

The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number $4322\ 026\ 32150$).

Counting rate

max. 30 kHz

Ambient-temperature range

operating

 $-25 \text{ to } +55 \text{ }^{\circ}\text{C}$

below 0 °C: derated output data

storage

 $-55 \text{ to } +75 \text{ }^{O}\text{C}$

Weight

approx. 450 g

The data specified below apply to the 2.DCA 12 A in particular.


For the sake of simplicity for the versions 2.DCA 12 B and 2.DCA 12 Conly data are specified separately, which differ from those of the 2.DCA 12 A.


DUAL DECADE COUNTER 2.DCA 12 A

CIRCUIT DATA

For circuit diagram see next pages.














Fig. 2. 2. DCA 12 A

Terminals

- 1 = not connected
- 2 = set input S of flip-flop A'
- 3 = common reset input S of decade II
- 4 = trigger input T of decade II or buffer memory
- $5 = \text{output } \overline{Q} \text{ of flip-flop A'}$
- 6 = output Q of flip-flop A'
- 7 = base input W of flip-flop A'
- 8 = extension trigger input ET of flip-flop A'
- 9 = output Q of flip-flop C'
- 10 = output \overline{Q} of flip-flop C'

```
11 = extension gate input EG of flip-flop A'
12 = output \overline{Q} of flip-flop D
13 = extension gate input EG of flip-flop A
14 = output Q of flip-flop C
15 = extension trigger input ET of flip-flop A
16 = base input W of flip-flop A
17 = output Q of flip-flop B
18 = output Q of flip-flop A
19 = trigger input T of decade counter I
20 = common reset input S of decade counter I
21 = common negative supply -12 V
22 = \text{common positive supply} + 12 \text{ V}
23 = common supply 0 V
 la = set input S of flip-flop D'
 2a = set input S of flip-flop C'
 3a = set input S of flip-flop B'
 4a = output Q of flip-flop B'
 5a = output Q of flip-flop B'
 6a = not connected
 7a = base input W of flip-flop A'
 8a = extension trigger input ET of flip-flop A'
 9a = output Q of flip-flop D'
10a = output ♥ of flip-flop D'
11a = extension gate input EG of flip-flop A'
12a = output Q of flip-flop D
13a = extension gate input EG of flip-flop A
14a = \text{output } \overline{Q} \text{ of flip-flop } C
15a = extension trigger input ET of flip-flop A
16a = base input W of flip-flop A
17a = \text{output } \overline{Q} \text{ of flip-flop B}
18a = \text{output } \overline{Q} \text{ of flip-flop } A
19a = not connected
20a = set input S of flip-flop A
21a = set input S of flip-flop B
22a = set input S of flip-flop C
23a = set input S of flip-flop D
Power supply
```

Terminal 21: $V_N = -12 V + 5 \%$, $-I_N = 8.5 \text{ mA}$ The current values 22: $V_P = +12 V + 5\%$, $I_P = 60 \text{ mA}$ are nominal $23 : V_E = 0 V common$

INPUT REQUIREMENTS (at V_p = 11.4 V and V_N = -12.6 V unless specified differently)

Set/reset inputs (S-terminals)

For reset- or preset purposes a "positive low" voltage VS is required between 0 V and 0.3 V, otherwise this voltage must be kept between Vp and 2/3 Vp.

Common reset (terminals 3 and 20)

With one pulse at terminals 3 or 20 all flip-flops in the decade will be reset simultaneously.

Required direct current $-I_{SD} = min. 7.8 \text{ mA}$

Required transient charge when Vs changes from 2/3 Vp

to 0.5 V in 1.5 μ s $-Q_{ST} = \min. 11.2 \quad nC$

Time data

Pulse duration $t_p = \min. 8 \mu_s$ Recovery time $t_{rec} = \min. 15 \mu_s$ See point 4'

Time delay between S- and T-signal $t_{st} = min. 15 \mu s$ See point 5*

Individual flip-flop preset (terminals 2, 3a, 2a, 1a and 20a, 21a, 22a, 23a)

For this purpose one S-input of each flip-flop in the decade has been brought out.

Required direct current -ISD = max. 1.95 mA

Required transient charge when Vs changes from 2/3 V_p to 0.5 V in 1.5 μs

 $-Q_{ST} = max. 2.8 nC$

Extension gate input (EG-terminals)

A d.c. voltage level can be applied to the EG-terminals 13a and 13 of flip-flop FF 12-A and 11 and 11a of flip-flop FF 12-A', via a diode type OA 95. A "positive low" voltage closes the gate, whilst a "positive high" voltage (between 2/3 Vp and 2/3 Vp and 2/3 Vp and 2/3 Vp and 2/3 Vp opens the gate.

Gate open

Voltage $\begin{array}{ccc} & = \min. & 2/3 & V_P \\ V_G & = \max. & V_P \end{array}$

^{*} Section "Time definitions" of "Circuit blocks 10-Series".

Gate closed

Voltage
$$V_{G} = \min_{\text{max. } 0.3} V$$

Required transient charge when

Time data

Trigger gate setting time
$$t_{gs} = min. 29 \mu s.$$
 See point 6 *

Trigger gate inhibiting time
$$t_{oi} = min. 29 \mu s.$$
 See point 7 *

Trigger input (T-terminals 19 and 4)

A negative-going voltage step or trigger pulse is applied to the interconnected trigger inputs T of flip-flops A and A' (terminals 19 and 4 respectively).

Each trigger pulse applied to the terminals T switches the decade counters, provided that the G-inputs (EG-inputs via diode) are left floating or at min. 2/3 VP (gate open).

Required direct current

when
$$V_T = \max . 0.3 V$$
 $-I_{TD} = \max . 1.1 \text{ mA}$

Required transient charge when $V_{\rm T}$ changes from 2/3 $V_{\rm p}$

Time data

Fall time
$$t_f = max. 1.5 \mu s$$
Pulse duration $t_p = min. 2 \mu s$
See point 3*

Trigger gate setting time
$$t_{gs} = min. 29 \mu s$$

Base inputs (W-terminals)

Capacitance (wiring plus output of TG 13, TG 14 or TG 15) max. 95 pF

Note

The output capacitance of the trigger gates TG 13, TG 14 and TG 15 is max. $5\;\mathrm{pF}\,.$


=

^{*} Section "Time definitions" of "Circuit blocks 10-Series".


In excess of the internal load, represented by the circuit blocks on the printed-wiring board, the Q-outputs of each flip-flop in the decade counters may furthermore be loaded as specified in the table below.

flip-flop	FF 12-A (A')		FF 12-	-B (B')	FF 12-0	C (C')	FF 12-	D (D')
output tomminal	Q	Q	Q	Q	Q	Q	Q	Q
output terminal	18a (5)	18 (6)	17a (5a)	17 (4a)	14a (10)	14 (9)	12 (10a)	12a (9a)
available direct current: min. I _{QD} in mA	7.1	6	7.1	6	7.1	6	6	7.1
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μ s: min. Q_{QT} in nC	25.8	22.4	25.8	22.4	25.8	22.4	25.8	25.8

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{OT} with 5 nC.



max. 175 pF



DECADE COUNTER AND BUFFER MEMORY 2.DCA 12B

For circuit diagram see next page




Fig.5. 2.DCA 12 B

INPUT REQUIREMENTS (at Vp = 11.4 V and $V_{\hbox{\scriptsize N}}$ = -12.6 V unless specified differently)

Set/reset input (S-terminals)

Common reset decade counter (terminal 20)


With one pulse at terminal 20 all flip-flops in the decade will be reset simultaneously. For further data, see $2.DCA\ 12\ A$.

Common reset buffer memory (terminal 3)


With one pulse at terminal 3 all flip-flops in the buffer memory will be reset simultaneously.

Pulse duration $t_D = \min. 2 \mu s$

For further set/reset data, see 2.DCA 12 A.







Trigger input (T-terminals 19 and 4)

Trigger input decade counter (terminal 19)

A negative-going voltage step or trigger pulse is applied to the interconnected trigger inputs T of flip-flop A (terminal 19).

Each trigger pulse applied to the terminal T of flip-flop A switches the decade counter, provided that the G-inputs (EG-inputs via diode) are left floating or at minimum $2/3~V_{\rm P}$ (gate open).

For further trigger data, see 2.DCA 12 A.

Trigger input buffer memory (terminal 4)

With one trigger pulse applied to the interconnected terminals T of the buffer memory (terminal 4) the contents of the decade counter is shifted into the buffer memory.

Required direct current

when V_T = max. 0.3 V $-I_{TD}$ = max. 4.4 mA

Required transient charge when \mathbf{V}_{T} changes from

 $2/3 \text{ Vp to } 0.5 \text{ V in } 1.5 \,\mu\text{s}$ $-Q_{TT} = \text{max. } 13.6 \text{ nC}$

Time data

Fall time $t_f = max. 1.5 \mu s$ Pulse duration $t_p = min. 2 \mu s$

Trigger gate setting time $t_{gS} = min. 29 \mu s$

See point 3*

OUTPUT DATA (at V_P = 11.4 V and V_N = -12.6 V unless specified differently)

In excess of the internal load, represented by the circuit blocks on the printed-wiring board, the Q-outputs of each flip-flop in the decade counter and in the buffer memory may furthermore be loaded as specified in the tables below.

Decade counter section

flip-flop	FF I	2-A	FF.	12-B	FF 1	.2-C	FF I	2-D	
	Q	Q	Q	Q	Q	Q	Q	Q	
output terminal	18a	18	17a	17	14a	14	12	12a	
available direct current: min. I _{QD} in mA	6	4.9	6	4.9	6	4.9	4.9	6	
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μs ; min. Q_{QT} in nC	24.6	21.2	24.6	21.2	24.6	21.2	24.6	24.6	

^{*} Section "Time definitions" of "Circuit blocks 10 series".

April 1968

Buffer memory section

flip-flop	FF 12-A'		FF 12-B'		FF 1	2-C'	FF 12-D'		
output towning!	Q	Q	\overline{Q}	Q	Q	Q	Q	Q	
output terminal	5	6	5a	4a	10	9	10a	9a	
available direct current: min. I _{QD} in mA	8.2	8.2	8.2	8.2	8.2	8.2	8.2	8.2	
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μ s; min. Q_{QT} in nC	27	27	27	27	27	27	27	27	


For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{QT} with 5 nC.

Buffer memory loaded with the numerical indicator tube driver ID 10


When the buffer memory is loaded with the circuit block ID 10, the available output data of each flip-flop is specified separately in the table below. The loadability of the flip-flop outputs can be increased by connecting an external resistor in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and V_P . For each additional driven input, a parallel resistor of 51 $k\Omega\pm5\,\%$ is required. The total number of driven inputs is also specified in the table below.

flip-flop		FF 1	2-A'	FF I	2-B'	FF 1.	2-C'	FF 1	2-D'
-		Q	Q	Q	Q	Q	Q	Q	Q
output terminal		5	6	5a	4a	10	9	10a	9a
max. number of 10- series circuit blocks, that may be driven,	T _{amb} = min. 0 °C	6	6	4	6	4	4	4	6
provided each driven input represents a load of $-I_D$ = max. 1.1 mA and $-Q_T$ = max. 3.4 nC	T _{amb} = min25 °C	.6	6	4	5	4	4	4	6
max. number of driven 10-series circuit blocks,	T _{amb} = min. 0 °C	7	7	6	6	6	6	6	7
with external pa- rallel collector resistor (s)	T _{amb} = min25 °C	6	6	5	5	5	5	5	6
















Fig. 7. 2.DCA 12C

INPUT REQUIREMENTS

Similar to 2.DCA 12 A, with the exception of:

Common reset (terminals 3 and/or 20)

Pulse duration

 $t_p = min. 2 \mu s per flip-flop$

OUTPUT DATA (at V_P = 11.4 V and V_N = -12.6 V unless specified differently)

In excess of the internal load, represented by the circuit blocks on the printedwiring board, the Q-outputs of each flip-flop in the binary counter (scaler of 16) may furthermore be loaded as specified in the table below.


flip-flop	FF 12-A (A')		FF 12	-B (B')	FF 12-	C (C')	FF 12-D (D')		
1	Q	·Q	Q	Q	Q	Q	Q	Q	
output terminal	18a (5)	18 (6)	17a (5a)	17 (4 a)	14a (10)	14 (9)	12 (10a)	12a (9a)	
available direct current: min. $I_{\mbox{QD}}$ in mA	7.1	6	7.1	6	7.1	6	7.1	7.1	
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μ s: min. Q_{QT} in nC	25.8	22.4	25.8	22.4	25.8	22.4	25.8	25.8	

For T_{amb} = min. -25 O C the available direct current IQD has to be reduced with 1.6 mA and similarly the available transient charge QOT with 5 nC.

When the flip-flops are connected to form a binary counter, scaler of 256, the available I_{QD} and Q_{QT} of output Q of FF 12-D (D') have to be decreased till 6 mA and 22.4 nC respectively.



REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY



RZ 22603-13

The assembly consists of four circuit blocks FF 12, two circuit blocks 4.TG 15, a circuit block 2.GI 10 and a circuit block ID 10, mounted on a printed-wiring board.

Versions without the 2.GI 10 and/or the ID 10 are also available.

- BCA 10 A, catalog number 2722 009 02101.

This assembly contains four flip-flops FF 12, two quadruple trigger gates 4.TG 15 and a dual positive gate inverter amplifier 2.GI 10, interconnected as a reversible decade counter, operating in the 1-2-4-8 code for both forward and reverse counting. It contains also the numerical indicator tube driver ID 10 providing the BCD - to decimal decoding - and driving circuits for the numerical indicator tube ZM1000, ZM1020 or ZM1080. One half of the 2.GI 10 is inoperative in the BCA 10 A and can therefore be used for other purposes in the logic.

The required interconnections are shown in Figs. 1 and 2.

Ξ

- BCA 10 B, catalog number 2722 009 02111.

This assembly is identical to the BCA 10 A but without the circuit block ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10 separately (see Figs. 7 and 8).

- BCA 10 C, catalog number 2722 009 02121

This assembly is identical to the BCA 10 A but here reverse counting is performed in the 1-2-4-2 (jump at 8) code. Therefore the circuit block 2.GI 10 is not mounted.

The required interconnections are shown in Figs. 9 and 10.

- BCA 10 D, catalog number 2722 009 02131.

This assembly is identical to the BCA 10 C but without the circuit block ID 10 mounted on the board. The lay-out of the printed-wiring board allows the mounting of the ID 10 separately (see Figs. 11 and 12).

In all versions the counting direction is determined by the voltage levels applied to terminals 18 and 19.

For forward counting holds:

- the positive level has to be applied to terminal 19,
- the "0" level has to be applied to terminal 18,
- the trigger pulse has to be applied to terminal 13.

For reverse counting holds:

- the positive level has to be applied to terminal 18,
- the "0" level has to be applied to terminal 19,
- the trigger pulse has to be applied to terminal 2a.

When two of these assemblies are operating in series the following interconnections have to be made.

For forward counting: terminal 5a of the first decade has to be connected to

terminal 13 of the second decade. For reverse counting: terminal 6a of the first decade has to be connected to

terminal 2a of the second decade.

The bare printed-wiring board (catalog number 4322 026 38730), provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material. Moreover the printed-wiring board is delivered with an extractor and a locking device.

With the mating connector (catalog number 2422 020 52591), not supplied with the assembly, the printed-wiring board of standard dimensions (121.8 mm x $207.0 \text{ mm} \times 1.6 \text{ mm}$) can be used directly in the standard mounting chassis (catalog number 4322 026 38240).

2722 009 021...

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER

BCA 10

The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number $4322\ 026\ 32150$).

Counting rate

max. 30 kHz

Ambient-temperature range

operating

 $-25 \text{ to} + 55 ^{\circ}\text{C}$

below 0 °C: derated output data

storage

 $-55 \text{ to} + 75 ^{\circ}\text{C}$

Weight

approx. 400 g

The data specified below apply to the BCA 10 A in particular.

For the sake of simplicity for the other versions only data are specified separately, which differ from those of the BCA 10 A.

=

=

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER BCA 10 A
CIRCUIT DATA





Fig.1








Fig.2. BCA 10 A

Terminals

- 1 = not connected
- 2 = set input S of flip-flop A
- $3 = \text{output } \overline{Q} \text{ of flip-flop A}$
- 4 = numerical output 9 of ID 10
- 5 = numercial output 8 of ID 10
- 6 = numercial output 6 of ID 10
- 7 = numerical output 4 of ID 10
- 8 = numerical output 5 of ID 10
- 9 = numerical output 2 of ID 10
- 10 = numerical output 1 of ID 10

```
11 = numerical output 0 of ID 10
12 = extension trigger input ET of flip-flop A
13 = trigger input forward counting
14 = extension gate input EG of flip-flop A
15 = extension gate input EG of trigger gate 4.TG 15-I
16 = extension gate input EG of trigger gate 4.TG 15-I
17 = output Q of GI 10
18 = condition input for counting direction
19 = condition input for counting direction
20 = extension gate input EG of GI 10
21 = common negative supply -12 V
22 = common positive supply + 12 V
23 = common supply 0 V
 1a = set input S of flip-flop A
 2a = trigger input reverse counting
 3a = output Q of flip-flop A
 4a = output Q of flip-flop C
 5a = output Q of flip-flop D
 6a = \text{output } \overline{Q} \text{ of flip-flop } D
 7a = numerical output 7 of ID 10
 8a = \text{output } \overline{Q} \text{ of flip-flop B}
 9a = output Q of flip-flop B
10a = \text{output } \overline{Q} \text{ of flip-flop } C
11a = numerical output 3 of ID 10
12a = extension trigger input ET of flip-flop A
13a = set input S of flip-flop B
14a = set input S of flip-flop B
15a = extension gate input EG of flip-flop A
16a = gate input G of GI 10
17a = not connected
18a = not connected
19a = not connected
20a = set input S of flip-flop D
21a = set input S of flip-flop D
22a = set input S of flip-flop C
23a = set input S of flip-flop C
Power supply
```

Terminal 21 : $V_N = -12 V \pm 5 \%$, $-I_N = 6.5 \text{ mA}$

 $23 : V_E = 0 V common$

22 : $V_P = +12 V \pm 5 \%$, $I_P = 36 \text{ mA}$

The current values

are nominal

INPUT REQUIREMENTS (at V_P = 11.4 V and V_N =-12.6 V unless specified differently)

Set/reset input (S-terminals)

Each S-input of the four flip-flops is brought out separately. A "positive low" voltage (between 0 V and 0.3 V) drives the corresponding transistor into the non-conducting state.

Т	ľ	a	r	ıs	i	S	to	21	r	C	c	n	ıĊ	lυ	ıc	t	iı	ng
-	-	-	-	-	-	-	-	-	-	-	-	-	_	-	-	-	-	

Voltage	v_{S}	=	min. 2/3 max.	V _P V _P
Transistor non-conducting				
Voltage	v_S	=	min. 0 max. 0.3	•
Required direct current	$-I_{SD}$	=	max. 1.95	mA
Required transient charge when V_S changes from 2/3 V_P to 0.5 V in 1.5 μs	-Q _{ST}	=	max. 2.8	nC
When the four flip-flops are rese	tsimulta	ane	ously	
Required direct current	$-I_{SD}$	=	min. 7.8	mA
Required transient charge when $V_{\mbox{\scriptsize S}}$ changes from 2/3 $V_{\mbox{\scriptsize P}}$ to 0.5 V in 1.5 $\mu \rm s$	-Q _{ST}	=	max. 11.2	nC
Time data				
Pulse duration	tp	=	min. 8	μ s
Recovery time	t_{rec}		min. 8 min. 15	$ \begin{pmatrix} \mu_{\rm S} \\ \mu_{\rm S} \end{pmatrix} $ See point 4 *
Time delay between S-and T-signal	t _{st}	=	min. 15	μ s See point 5 *

Condition inputs for controlling counting direction (terminals 18 and 19)


For forward counting the "positive high" level is applied to terminal 19 and the "positive low" level to terminal 18.

For reverse counting the "positive low" level is applied to terminal 19 and the "positive high" level to terminal 18.

When both terminals 18 and 19 carry the "positive low" level, the unit is blocked for both directions of counting.

^{*} Section "Time definitions" of "Circuit blocks 10-Series".





REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

Output levels during counting

The output levels at the Q- and \overline{Q} -outputs of each flip-flop are shown in Fig.3. Note that when a Q-output is at "positive low" level the corresponding \overline{Q} -output is at "positive high" level and vice versa.

After 10 negative-going pulses at the trigger input terminal 13 for forward counting, the output Q of flip-flop D delivers the negative going carry pulse for the next decade, whilst the decade counter has resumed its initial position, namely all Q-output terminals being at "positive low" ("0") level.

When in this state of the counter a trigger pulse is applied to the trigger input terminal 2a, the output \overline{Q} of flip-flop D delivers the negative going carry pulse to the next decade for reverse counting.

The relation between a digit number (output ID 10) and the corresponding state of each flip-flop is shown in the figure as well.

Numerical indicator tube driver section


The outputs Q_0 (terminal 11) up to and including Q_9 (terminal 4) of the ID 10 have to be connected to the pins k_0 up to and including k_9 of the numerical indicator tube ZM 1000, ZM 1020 and ZM 1080.


The anode of these tubes has to be connected via a resistor (R_a) to the high voltage power supply (V_b).


The current available at these 10 numerical outputs of the ID 10 can cope with the required cathode current I_k of the indicator tubes ZM 1000, ZM 1020 and ZM 1080, when the following conditions are observed:

- operating-temperature range
- power supply V_b for ZM 1000, ZM 1020 and ZM 1080
- anode series resistor Ra.

In the following graphs these data are specified.







Wiring capacitance at each Q-output of the ID 10:

max. 500 pF

2722 009 021..

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER

BCA₁₀

REVERSIBLE DECADE COUNTER BCA 10 B CIRCUIT DATA

For circuit diagram see next pages.







Fig.7. BCA 10B



Terminals (Fig. 8)

Similar to BCA 10 A, with the exception of terminals 4, 5, 6, 7, 7a, 8, 9, 10, 11 and 11a, which are inoperative.

INPUT REQUIREMENTS

Similar to BCA 10 A.

OUTPUT DATA (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$, unless specified differently)

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

flip-flop	FF I	.2-A	FF	12-B	FF I	.2-C	FF 1	2-D
output terminal	ই	Q	Q	Q	Q	Q	Q	Q
output terminar	3	3a	8a	9a	10a	4a	6a	5a
available direct current min. IQD in mA	3.8	3.8	3.8	4.9	3.8	4.9	3.8	6
available transient charge when V_Q changes from 2/3 V_P to 0.5 V_Q in 1.5 μ_S ; min. V_Q in nC	22.4	22.4	22.4	22.4	22.4	22.4	23.7	25.8

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{QT} with 5 nC.










Fig.8. BCA 10 B

REVERSIBLE DECADE COUNTER
AND NUMERICAL INDICATOR TUBE DRIVER BCA 10 C
CIRCUIT DATA



D180

Fig.9





Terminals (Fig.10)

Similar to BCA 10 A, with the exception of terminals 16a, 17 and 20, which are inoperative.

INPUT REQUIREMENTS

Similar to BCA 10 A.

OUTPUT DATA (at Vp = 11.4 V and $V_N = -12.6$ V, unless specified differently)

Decade counter section

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board including the numerical indicator tube driver ID 10, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.

The loadability of the flip-flops FF12-A, FF12-C and FF12-D can be increased by connecting an external resistor of $51\,k\Omega\pm5\%$ in parallel with the built-in collector resistor of the corresponding output. This resistor has to be connected between the output terminal and V_P .

flip-flop		FF	12-A	FF 12-B		FF1	2-C	FF	2-D
output terminal		Q	Q	Q	Q	Q	Q	Q	Q
	3	3a	8a	9a	10a	4a	6a	5a	
max. number of 10-series circuit blocks, that may be driven, provided each	T _{amb} = min. 0°C	1	1	3	3	3	1	2	4
driven input represents a load of $-I_D$ = max.1.1 mA and $-Q_T$ = max. 3.4 nC	$T_{amb} = min25$ °C	1	1	2	2	2	1	1	4
max. number of driven 10-series circuit blocks,	T _{amb} =min. 0°C	3	3	3	3	3	3	2	5
with external parallel collector resistor(s)	T_{amb} = min25 o C	2	2	2	2	2	2	1	4

Numerical indicator tube driver section

Similar to BCA 10 A.




Fig.10. BCA 10 C

REVERSIBLE DECADE COUNTER BCA 10 D CIRCUIT DATA





Fig.11










Fig.12. BCA 10 D

Terminals (Fig.12)

Similar to BCA 10 A, with the exception of terminals 4, 5, 6, 7, 7a, 8, 9, 10, 11, 11a, 16a, 17 and 20, which are inoperative.

INPUT REQUIREMENTS

Similar to BCA 10 A.

OUTPUT DATA (at $V_p = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$, unless specified differently)

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the table below.


flip-flop	FF 1	2-A	FF.	12-B	FF.	12-C	FF	12-D
output terminal	Q	Q	Q	Q	Q	Q	\overline{Q}	Q
	3	3a	8a	9a	10a	4a	6a	5a
available direct current: min. I _{QD} in mA	3.8	3.8	4.9	4.9	4.9	4.9	3.8	6
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μ s: min. Q_{QT} in nC	22.4	22.4	22.4	22.4	22.4	22.4	25.8	25.8

For T_{amb} = min. -25 $^o\!C$ the available direct current $I_{\mbox{QD}}$ has to be reduced with 1.6 mA and similarly the available transient charge $Q_{\mbox{QT}}$ with 5 nC.





DUAL SHIFT REGISTER ASSEMBLY



RZ 22603-7

This assembly can be applied to fulfil three major functions as described below.

- Dual 5-stages one-directional shift register (see Figs.1 and 2)

The information that has to be serially shifted into the register, has to be applied to the gate inputs G of flip-flop FF 12-A (terminals 7 and 7a) or gate inputs G of flip-flop FF 12-A' (terminals 17a and 17).

The trigger (shift) pulses have to be applied to the common trigger terminals 4 or 19.

Both shift registers are provided with a common reset line (terminals 3a and 19a) while of each individual flip-flop in both shift registers, one S-input is brought out for pre-set purposes.

The positions k_1 , k_2 , k_3 and k_4 on the printed-wiring board have to be left open.

- Dual one-directional decade ring counter (see Figs. 1 and 2)

For this function the Q-outputs of flip-flop FF 12-E (FF 12-E') have to be cross-connected externally with the gate inputs G of flip-flop FF 12-A $\,$

(FF 12-A'). The necessary interconnections are:

terminal 10a (13) with 7a (17) and

terminal 10 (12) with 7 (17a).

The trigger (shift) pulses have to be applied to the common trigger terminal 4 (19).

Both ring counters are provided with a common reset line (terminals 3a and 19a). Any disturbance in the code sequence can automatically be corrected after maximum one cycle of 10 pulses, by mounting two diodes AAY 21 per ring counter on the printed-wiring board. In Fig.2 the diode positions are indicated as k_1 , k_2 , k_3 and k_4 ; the diodes have to be mounted with the anode located at "a".

If these correction circuits are applied the EG-terminals 11 and 11a (12a and 13a) may not be used for blocking purposes of flip-flop FF 12-A (FF 12-A').

- Single 10-stages one-directional shift register (see Figs. 1 and 2)

This function can be obtained by putting the two 5-stages shift registers in series.

The following external interconnections have to be made:

terminal 10a with 17a

terminal 10 with 17

terminal 4 with 19 (common trigger line)

terminal 3a with 19a (common reset line).

Each individual flip-flop in the shift register has one S-input brought out for preset purposes.

The positions k_1 , k_2 , k_3 and k_4 on the printed-wiring board have to be left open.

In the three above mentioned functions the trigger pulses can be inhibited by means of a "positive low" voltage applied to the EG-terminals 11 and 11a (12a and 13a) of the first flip-flop FF 12-A (FF 12-A').

The bare printed-wiring board (catalog number 4322 026 38740), provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material. Moreover, the printed-wiring board is delivered with an extractor and a locking device.

With the mating connector (catalog number 2422 020 52591), not supplied with the assembly, the printed-wiring board of standard dimensions (121.8 mm x $207.0 \text{ mm} \times 1.6 \text{ mm}$) can be used directly in the standard mounting chassis (catalog number 4322 026 38240).



The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number $4322\ 026\ 32150$).

Counting rate

max. 30 kHz

Ambient temperature range

operating

 $-25 \text{ to } +55 \text{ }^{\circ}\text{C}$

below 0 OC: derated output data

storage

 $-55 \text{ to } +75 \text{ }^{0}\text{C}$

Weight

approx. 500 g







Fig.la



18.1D






Fig.2

Terminals

- 1 = not connected
- 2 = set input S of flip-flop A
- 3 = set input S of flip-flop B
- 4 = trigger input T
- $5 = \text{output } \overline{Q} \text{ of flip-flop } A$
- 6 = output Q of flip-flop B
- 7 = gate input G of flip-flop A
- 8 = output Q of flip-flop C
- 9 = output Q of flip-flop D
- 10 = output Q of flip-flop E

```
11 = extension gate input EG of flip-flop A
12 = output Q of flip-flop E'
13 = output \overline{Q} of flip-flop E'
14 = output \overline{Q} of flip-flop D'
15 = output \overline{Q} of flip-flop C'
16 = output \overline{Q} of flip-flop B'
17 = gate input G of flip-flop A'
18 = output Q of flip-flop A'
19 = trigger input T
20 = set input S of flip-flop E'
21 = common negative supply -12 V
22 = common positive supply + 12 V
23 = common supply 0 V
 la = set input S of flip-flop E
 2a = set input S of flip-flop D
 3a = common reset input S
 4a = set input S of flip-flop C
 5a = output Q of flip-flop A
 6a = \text{output } \overline{Q} \text{ of flip-flop B}
 7a = gate input G of flop-flop A
 8a = \text{output } \overline{Q} \text{ of flip-flop } C
 9a = \text{output } \overline{Q} \text{ of flip-flop } D
10a = \text{output } \overline{Q} \text{ of flip-flop } E
11a = extension gate input EG of flip-flop A
12a = extension gate input EG of flip-flop A'
13a = extension gate input EG of flip-flop A'
14a = output Q of flip-flop D'
15a = output Q of flip-flop C'
16a = output Q of flip-flop B'
17a = gate input G of flip-flop A'
18a = output Q of flip-flop A'
19a = common reset input S
20a = set input S of flip-flop D'
21a = set input S of flip-flop A'
22a = set input S of flip-flop B'
23a = set input S of flip-flop C'
```

Power supply

Terminal 21: V_N = -12 V +5 %, -I $_N$ = 11 mA 22: V_P = +12 V +5 %, I $_P$ = 70 mA The current values

23: $V_E = 0 V common$



October 1967 D195

INPUT REQUIREMENTS (at $\rm V_P$ = 11.4 V and $\rm V_N$ = -12.6 V, unless specified differently)

Set/reset inputs (S-terminals)

For reset- and preset purposes a "positive low" voltage V_S is required between 0 V and 0.3 V, otherwise this voltage must be kept between V_P and 2/3 V_P .

Common reset (terminals 3a and 19a)

With one pulse at these terminals all flip-flops will be reset simultaneously.

	Ring counter or 5- stages shift register	10-stages shift register
Required direct current	$-I_{SD}$ = max. 9.75 mA	= max.19.50 mA
Required transient charge when V_S changes from 2/3 V_P to 0.5 V_S in 1.5 μ_S	$-Q_{ST} = max$. 14 nC	= max. 28 nC
Time data		
Pulse duration	$t_p = \min. 2 \mu s$	= min. $2 \mu s$ See = min. $15 \mu s$ point 4^*
Recovery time	$t_{\rm rec}$ = min. 15 μs	= min.15 μ s $\}$ point 4 *
Time delay between S- and T-signal	t_{st} = min. 15 μ s	= min. 15 μ s $\right\}$ See point 5 *

Individual flip-flop preset (terminals 1a, 2, 2a, 3, 4a and 20, 20a, 21a, 22a, 23a)

For this purpose one S-input of each individual flip-flop in the $\operatorname{register}(s)$ has been brought out.

Required direct current $-I_{SD} = max. 1.95 mA$

Required transient charge when V_S changes from 2/3 V_P to 0.5 V in 1.5 μ_S

 $-Q_{ST} = max. 2.8 \text{ nC}$

^{*}Section "Time definitions" of "Circuit blocks 10-Series".

Gate input (G-terminals 7, 7a and 17a, 17)

A d.c. voltage level is applied to terminal G.

A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2/3\ \mathrm{Vp}$ and Vp) opens the gate.

Gate open

Voltage		Va	=	min.	2/3	٧P
Voitage		v G		max.		V_{P}

Gate closed

Voltage
$$V_{G} = \frac{\min. \quad 0 \quad V}{\max. \quad 0.3 \quad V}$$

Required direct current
$$-I_{GD} = max. 1.1 mA$$

Required transient charge when $V_{\mbox{\scriptsize G}}$ changes from 2/3 Vp to 0.5 V in 1.5 μs

$$-Q_{GT} = max. 1.2 nC$$

Time data

Trigger gate setting time $t_{gs} = min. 29 \mu s$ See point 6*

Trigger gate inhibiting time $t_{gi} = min.$ 29 μs See point 7*

Trigger input (T-terminals 4 and 19)

Negative-going trigger pulses have to be applied to the common trigger (shift) terminals 4 and 19.

		counter o s shift re	10-stages shift register	
Required direct current when V_{T} = max. 0.3 V	-I _{TD}	= max.	5.5 mA	= max.11 mA
Required transient charge when $V_{\rm T}$ changes from 2/3 $V_{\rm P}$ to 0.5 V in 1.5 $\mu \rm s$	-Q _{TT}	= max.	17 nC	= max.34 nC
Time data				
Fall time	$t_{\mathbf{f}}$	= max.	$1.5~\mu \mathrm{s}$)
Pulse duration	tp	= min.	$2 \mu s$	See point 3*
Trigger gate setting time	tgs	= min.	29 µs) .
Time delay between T- and S-signals	t _{ts}	= min.	15 μs	See point 5*

^{*} Section "Time definitions" of "Circuit blocks 10-Series".

October 1967

D197

OUTPUT DATA (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$, unless specified differently)

The available output data of each flip-flop depend on the circuit configuration.

Dual 5-stages one-directional shift register

In excess of the internal load, represented by the circuit blocks, mounted on the printed-wiring board, the Q-outputs of each flip-flop in the shift register may furthermore be loaded as specified in the table below.

flip-flop	FF 12	-A(A')	FF 12	!-B(B')	FF 12	-C(C')	FF 12	-D (D')	FF 12-	E(E')
output terminal	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q
1	5(18a)	5a(18)	6a(16)	6(16a)	8a(15)	8(15a)	9a(14)	9(14a)		10(12)
available direct current: min. I _{QD} in mA	7.1	7.1	7.1	7.1	7.1	7.1	7.1	7.1	8.2	8.2
available transient charge when VQ changes from 2/3 Vp to 0.5 V in 1.5 μ s; min. QQT in nC	25.8	25.8	25.8	25.8	25.8	25.8	25.8	25.8	27	27

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{OT} with 5 nC.

Dual one-directional decade ring counter

In excess of the internal load (with feedback diodes on k_1 , k_2 , k_3 and k_4), represented by the circuit blocks, mounted on the printed-wiring board, the Q-outputs of each flip-flop in the ring counter may furthermore be loaded as specified in the table below.

flip-flop	FF 12	-A(A')	FF 12	!-B (B')	FF 12	-C(C')	FF 12	-D(D')	FF 12-	E(E')
output terminal	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q
output terminar	5(18a)	5a(18)	6a(16)	6(16a)	8a(15)	8(15a)	9a(14)	9(14a)	10a(13)	10(12)
available direct current: min. I _{QD} in mA	7.1	7.1	7.1	7.1	7.1	7.1	6	6	7.1	7.1
available transient charge when V _Q changes from 2/3 V _P to 0.5 V in 1.5 µs: min. Q _{QT} in nC	25.8	25.8	25.8	25.8	25.8	.25.8	24.6	24.6	25.8	25.8

For T_{amb} = min. -25 °C the available direct current IQD has to be reduced with 1.6 mA and similarly the available transient charge QQT with 5 nC.

Output levels of the flip-flops in a decade ring counter configuration




Fig. 3

Note that when a Q-output is at "0" level the corresponding \overline{Q} -output is at the "1" level and vice versa.

After 10 trigger (shift) pulses at the trigger input terminal 4 (19), the output terminal 10 (12) delivers one negative-going voltage step, whilst the ring counter has resumed its initial position, namely all Q-outputs being at "0" level.

Single 10-stages one-directional shift register

In excess of the internal load, represented by the circuit blocks, mounted on the printed-wiring board, the Q-outputs of each flip-flop in the shift register may furthermore be loaded as specified in the table below.

flip-flop	FF 12-A(A')		FF 12-B(B')		FF 12	-C(C')	FF 12-D(D')		FF 12	-E(E')
output terminal	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q
•	5(18a)	5a(18)	6a(16)	6(16a)	8a(15)	8(15a)	9a(14)	9(14a)	10a(13)	10(12)
available direct current: min. IQD in mA	7.1	7.1	7.1	7.1	7.1	7.1	7.1	7.1	7.1(8.2)	7.1(8.2)
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μ s; min. Q_{QT} in nC	25.8	25.8	25.8	25.8	25.8	25.8	25.8	25.8	25.8(27)	25.8(27)

For T_{amb} = min. -25 o C the available direct current IQD has to be reduced with 1.6 mA and similarly the available transient charge QOT with 5 nC.

Wiring capacitance at each Q-output

max. 175 pF



BCA 10

"P	os	sit	i	V	9	hi	g	h	•	1	zς	76	e1

"Positive low" level

Voltage $V_{C} = min. 0 V$ = max. 0.3 V

Total required direct current $-I_{CD} = max. 4.4 mA$

Total required transient charge when $V_{\hbox{\scriptsize C}}$ changes from 2/3 Vp to 0.5 V in 1.5 μs

 $-Q_{CT} = max. 4.8 nC$

Trigger input (terminals 13 and 2a)

For forward counting the trigger pulse has to be applied to terminal 13. For reverse counting the trigger pulse has to be applied to terminal 2a.

	VC "positive high" VC "positive low	∀ ''
Required direct current when V_T = max. 0.3 V	$-I_{TD}$ = max.1.1 mA = 0 mA	
Required transient charge when $V_{\rm T}$ changes from 2/3 $V_{\rm P}$ to 0.5 V in 1.5 $\mu \rm s$	-Q _{TT} = max.3.4 nC = 0 nC	
Input noise level	V_n = max.1.2 V_{p-p}	
Time data		
Fall time	$t_f = \max.1.5 \ \mu s$	
Pulse duration	t_f = max. 1.5 μs t_p = min. 2 μs t_{gs} = min. 29 μs See point 3 *	
Trigger gate setting time	t_{gs} = min. 29 μs	

OUTPUT DATA (at V_P = 11.4 V and V_N = -12.6 V, unless specified differently)

Decade counter section

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board including the numerical indicator tube driver ID 10, the Q-outputs of each flip-flop in the decade counter may furthermore be loaded as specified in the following table.

^{*} Section "Time definitions" of "Circuit blocks 10-Series".

REVERSIBLE DECADE COUNTER AND NUMERICAL INDICATOR TUBE DRIVER ASSEMBLY

2722 009 021..


The loadability of the flip-flops FF 12-A, FF 12-C and FF 12-D can be increased by connecting an external resistor of 51 k Ω ±5% in parallel with the built-in collector resistor of the corresponding output, as specified in the table below. This resistor has to be connected between the output terminal and Vp.

flip-flop		FF.	12-A	FF	2-B	FF1	2-C	FF I	2-D
output term	Q	Q	Q	Q	Q	Q	Q	Q	
Output term	3	За	8a	9a	10a	4a	6a	5a	
max. number of 10-series circuit blocks, that may be driven, provided each	T _{amb} = min. 0°C	1	1	2	3	2	1	2	4
driven input represents a load of -ID = max.1.1 mA and -QT = max.3.4 nC	$T_{amb} = min25$ °C	1	1	1	2	1	1	1	4
max. number of driven 10-series circuit blocks	$T_{amb} = min. 0 ^{\circ}C$	3	3	2	3	2	3	2	5
with external parallel collector resistor(s)	$T_{amb} = min25$ °C	2	2	1	2	1	2	1	4

Wiring capacitance at each Q-output

max. 150 pF

REVERSIBLE SHIFT REGISTER ASSEMBLY



RZ 22752-2

This assembly can be applied to fulfil three major functions as described below.

5-stages reversible shift register (see Figs.1 and 2)

For this function the gate inputs G of the trigger gates 4.TG 15 have to be interconnected externally with the corresponding Q-outputs of the flip-flops FF 12-B up to and including FF 12-E.

The necessary interconnections are:

terminal 10a with 3a terminal 9a with 4a terminal 9 with 17 terminal 2a with 17a terminal 14a with 18 terminal 14 with 18a terminal 19 with 21a terminal 19a with 22a



The following signals have to be applied for forward and reverse shifting:

Forward shifting

The information that has to be shifted in the register, has to be applied to the gate inputs G of flip-flop FF 12-A (terminals 7 and 7a).

The trigger pulse has to be applied to the common trigger line of the flip-flops FF 12-A up to and including FF 12-E (terminal 4).

Reverse shifting

The information that has to be shifted in the register, has to be applied to the gate inputs G of the trigger gate 2. TG 13 (terminals 12 and 12a).

The trigger pulse has to be applied to the common trigger line of the trigger gates 4. TG 15 and 2. TG 13 (terminal 13).

The positions k1, k2, k3 and k4 on the printed-wiring board have to be left open.

Reversible decade ring counter (see Figs.1 and 2)

For this function the interconnections as specified above remain unchanged. Moreover the Q-outputs of flip-flop FF 12-E have to be cross-connected externally with the gate inputs G of flip-flop FF 12-A, while the Q-outputs of flip-flop FF 12-A have to be cross-connected with the gate inputs G of trigger gate $2.\,\mathrm{TG}$ 13.

The necessary interconnections are:

terminal 21a with 7a terminal 22a with 7 terminal 6 with 12a terminal 5 with 12

Trigger pulses for forward counting have to be applied to the common trigger line of the flip-flops FF 12-A up to and including FF 12-E (terminal 4); for reverse counting the trigger pulses have to be applied to the common trigger line of the trigger gates 4. TG 15 and 2. TG 13 (terminal 13).

Any disturbance in the code sequence can automatically be corrected after maximum one cycle of 10 pulses, by mounting on the printed-wiring boardtwo diodes AAY21 for each counting direction. In Fig.2 the diode positions are indicated as $\mathbf{k_1},\,\mathbf{k_2},\,\mathbf{k_3}$ and $\mathbf{k_4};$ the diodes have to be mounted with the anode located at "a". If these correction circuits are applied, the EG-terminals 11 and 11a may not be used for blocking purposes of flip-flop FF 12-A.

One-directional shift register with additional inputs for parallel information shift (see Figs. 1 and 2)

When information has to be inserted in the shift register in a parallel way, the binary signals have to be applied to the following terminals:

REVERSIBLE SHIFT REGISTER ASSEMBLY

RSR 10

10a and 9a for flip flop FF 12-A

9 and 2a for flip flop FF 12-B

14a and 14 for flip-flop FF 12-C

19 and 19a for flip-flop FF 12-D

12 and 12a for flip-flop FF 12-E.

With one shift pulse at the common trigger line (terminal 13) the externally applied information is shifted into the shift register.

Therefore the shift register is suitable for serial-parallel work.

The positions k_1 , k_2 , k_3 and k_4 on the printed-wiring board have to be left open.

The capacitors C_1 and C_2 are mounted on the printed-wiring board for noise filtering purposes of the supply lines.

The bare printed-wiring board (catalog number 4322 026 38750), provided with plated-through holes and double-sided goldplated contacts, is made of glass-epoxy material. Moreover, the printed-wiring board is delivered with an extractor and a locking device. With the mating connector (catalog number 2422 020 52591), not supplied with the assembly, the printed-wiring board of standard dimensions (121.8 mm x 207.0 mm x 1.6 mm) can be used directly in the standard mounting chassis (catalog number 4322 026 38240).

The circuit blocks are secured to the printed-wiring board by means of locking caps (catalog number 4322 026 32150).

Counting rate

max. 30 kHz

Ambient-temperature range

operating

 $-25 \text{ to } +55 \text{ }^{\circ}\text{C}$

below 0 oC: derated output data

storage

 $-55 \text{ to } +75 \text{ }^{\circ}\text{C}$

Weight

approx. 400 g



CIRCUIT DATA






Fig.la






Fig. 1b




Fig.2

Terminals

- 1 = not connected
- 2 = set input S of flip-flop A
- 3 = common set input S
- 4 = trigger input for forward counting
- 5 = output Q of flip-flop A
- $6 = \text{output } \overline{Q} \text{ of flip-flop A}$
- 7 = gate input G of flip-flop A
- 8 = base input W of flip-flop A
- 9 = gate input G of 4.TG 15-I
- 10 = base input W of flip-flop E

REVERSIBLE SHIFT REGISTER ASSEMBLY

```
11 = extension gate input EG of flip-flop A
12 = gate input G of 2.TG 13
13 = trigger input for reverse counting
14 = gate input G of 4.TG 15-II
15 = base input W of flip-flop C
16 = base input W of flip-flop D
17 = output Q of flip-flop C
18 = output \overline{Q} of flip-flop D
19 = gate input G of 4.TG 15-II
20 = set input S of flip-flop C
21 = common negative supply -12 V
22 = common positive supply +12 V
23 = common supply 0 V
 la = set input S of flip-flop B
 2a = \text{gate input G of } 4.\text{TG } 15-\text{I}
 3a = \text{output } \overline{Q} \text{ of flip-flop B}
 4a = output Q of flip-flop B
 5a = base input W of flip-flop B
 6a = base input W of flip-flop B
 7a = gate input G of flip-flop A
 8a = base input W of flip-flop A
 9a = gate input G of 4.TG 15-I
10a = gate input G of 4.TG 15-I
11a = extension gate input EG of flip-flop A
12a = gate input G of 2.TG 13
13a = base input W of flip-flop E
14a = gate input G of 4.TG 15-II
15a = base input W of flip-flop C
16a = base input W of flip-flop D
17a = output Q of flip-flop C
18a = output Q of flip-flop D
19a = gate input G of 4.TG 15-II
20a = set input S of flip-flop D
21a = \text{output } Q \text{ of flip-flop } E
22a = output Q of flip-flop E
23a = set input S of flip-flop E
```

Power supply

```
Terminal 21: V_N = -12 V \pm 5\%, -I_N = 9.0 \text{ mA} The current values
         22 : V_P = +12 V \pm 5\%,
                                Ip = 45 mA | are nominal
         23 : V_E = 0 V common
```

April 1968 D207 INPUT REQUIREMENTS (at Vp = 11.4 V and VN = -12.6 V unless specified differently)

Set/reset inputs (S-terminals)

For reset- or preset purposes a "positive low" voltage Vs is required between 0 V and 0.3 V, otherwise this voltage must be kept between Vp and 2/3 Vp.

Common reset (terminal 3)

With one pulse at terminal 3 all flip-flops will be reset simultaneously.

Required direct current

 $-I_{SD} = max. 9.75 mA$

Required transient charge when V_S changes from $2/3\ V_P$

to 0.5 V in 1.5 μ s

 $-Q_{ST} = max.$ 14 nC

Time data

Pulse duration

 $E_{\rm p}$ = min. 2 $\mu{\rm s}$ See point 4*

Recovery time $t_{rec} = min.$ 15 μs

Time delay between S-

and T-signal

 $t_{st} = min.$ 15 μs

15 μ s See point 5*

Individual flip-flop preset (terminals 2, 1a, 20, 20a and 23a)

For this purpose one S-input of each flip-flop in the register has been brought out.

Required direct current

 $-I_{SD} = max. 1.95 mA$

Required transient charge when V_S changes from

 $2/3 \text{ Vp to } 0.5 \text{ V in } 1.5 \,\mu\text{s}$

 $-Q_{ST} = max.$ 2.8 nC

Gate input (G-terminals)

A d.c. voltage level is applied to terminal G.

A "positive low" voltage closes the gate, whilst a "positive high" voltage (between $2/3\ Vp$ and Vp) opens the gate.

Gate open

Voltage

 $V_G = \frac{\min. 2/3}{\max.} \quad V_P$

Gate closed

Voltage

 $V_C = \min_{x \in \mathcal{X}} 0 \quad V_C$

Required direct current

 $-I_{GD} = max. 1.1 mA$

Required transient charge

when V_G changes from 2/3 V_P to 0.5 V in $1.5 \mu s$

 $-Q_{GT} = \text{max. 1.2}$ nC

^{*} Section "Time definitions" of "Circuit blocks 10-Series".

REVERSIBLE SHIFT REGISTER ASSEMBLY

Time data

Trigger gate setting time t_{gs} = min. 29 μ s See point 6 *

Trigger gate inhibiting time t_{gi} = min. 29 μ s See point 7 *

Trigger input (T-terminals 4 and 13)

For forward counting or shifting the trigger pulses have to be applied to common trigger terminal 4. For reverse counting or shifting the trigger pulses have to be applied to common trigger terminal 13.

Required direct current

when $V_T = max. 0.3 V$ $-I_{TD} = max. 5.5 mA$

Required transient charge when V_T changes from 2/3 V_P

Input noise level $V_n = max. 1.2 V_{D-D}$

Time data

Fall time $t_f = max. 1.5 \mu s$

Pulse duration $t_p = min. 2 \mu s$ See point 3*

Trigger gate setting time $t_{gs} = min. 29 \mu s$

Time delay between T-

and S-signals $t_{ts} = min. 15 \mu s$ See point 5*

Base input (W-terminal)

Capacitance (wiring plus output of TG 13, TG 14 or TG 15) max. 80 pF

Note

The output capacitance of the trigger gates TG 13, TG 14 and TG 15 is max. $5\;\mathrm{pF}$.

OUTPUT DATA (at $V_P = 11.4 \text{ V}$ and $V_N = -12.6 \text{ V}$, unless specified differently)

The available output data of each flip-flop depend on the circuit configuration.

Reversible shift register

In excess of the internal load, represented by the circuit blocks, mounted on the printed-wiring board, the Q-outputs of each flip-flop in the shift register may furthermore be loaded as specified in the table on next page.

April 1968 | D209

^{*} Section "Time definitions" of "Circuit blocks 10-Series".

flip-flop	FF 12-A		FF	12-B FF I		12-C	FF I	.2-D	FF 12-E	
output terminal	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q
output terminar	6	5	3a	4a	17	17a	18	18a	21a	22a
available direct current: min. IQD in mA	7.1	7.1	6	6	6	6	6	6	7.1	7.1
available transient charge when V_Q changes from 2/3 V_P to 0.5 V in 1.5 μ s: min. QQT in nC	25.8	25.8	24.6	24.6	24.6	24.6	24.6	24.6	25.8	25.8

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{OT} with 5 nC.

Reversible decade ring counter

In excess of the internal load (with feedback diodes on k_1 , k_2 , k_3 and k_4), represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the ring counter may furthermore be loaded as specified in the table below.


flip-flop	FF I	.2-A	FF	12-B	FF I	2-C	FF 1	2-D	FF I	2-Е
output terminal	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q
output terminai	6	5	3a	4a	17	17a	18	18a	21a	22a
available direct current: min. IQD in mA	6	6	4.9	4.9	6	6	4.9	4.9	6	6
available transient charge when V_Q changes from 2/3 V_P to 0.5 V_Q in 1.5 μ_S : min. Q_{QT} in nC	24.6	24.6	23.4	23.4	24.6	24.6	23.4	23.4	24.6	24.6

For T_{amb} = min. -25 o C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{QT} with 5 nC.

REVERSIBLE SHIFT REGISTER ASSEMBLY

RSR 10

Output levels of the flip-flops in a reversible decade ring counter configuration



April 1968

D211

Ξ

REVERSIBLE SHIFT REGISTER ASSEMBLY

Note that when a Q-output is at "0" level the corresponding \overline{Q} -output is at the "1" level and vice-versa. After 10 trigger (shift) pulses at the trigger input terminal 4(13), the output terminal 22a(5) delivers one negative-going voltage step, whilst the ring counter has resumed its initial position, namely all Q-outputs being at "0" level.

One-directional shift register with additional inputs for parallel information shift

In excess of the internal load, represented by the circuit blocks mounted on the printed-wiring board, the Q-outputs of each flip-flop in the shift register may furthermore be loaded as specified in the table below.

flip-flop	FF :	12-A	FF	12-B	FF	12-C	FF.	12-D	FF :	12-E
output terminal	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q
	6	5	3a	4a	17	17a	18	18a	21a	22a
available direct current: min. IQD in mA	7.1	7.1	7.1	7.1	7.1	7.1	7.1	7.1	8.2	8.2
available transient charge when V _Q changes from 2/3 V _P to 0.5 V in 1.5 μ s: min. Q _Q T in nC	25.8	25.8	25.8	25.8	25.8	25.8	25.8	25.8	27	27

For T_{amb} = min. -25 ^{o}C the available direct current I_{QD} has to be reduced with 1.6 mA and similarly the available transient charge Q_{OT} with 5 nC.

Wiring capacitance at each Q-output


max. 150 pF

ACCESSORIES FOR CIRCUIT BLOCKS 10—SERIES





POWER SUPPLY UNIT



W 10143/B

Input voltage $105 V_{ac}$ to $120 V_{ac}$ and

 $200 \, V_{ac}$ to $240 \, V_{ac}$ in steps of $5 \, V$

Output voltage $+12 V_{dc}$ and $-12 V_{dc}$

APPLICATION

This power supply unit has been designed for use with the circuit blocks of the 10-series. However it is also suitable as a supply for other transistorised circuits.

CONSTRUCTION

The unit is dimensioned for mounting in the 19" chassis 4322 026 38240.

The base plate of the unit functions as a side plate of this chassis, so that replacement of the side plate is made when the unit is mounted in the chassis. The power supply unit occupies the same space as five printed-wiring boards.

Dimensions 214 x 123 x 91 mm

Weight 2.1 kg

TECHNICAL PERFORMANCE

Input voltage 105 to 120 V_{ac} , 200 to 240 V_{ac} in steps of 5 V_{ac}

240 V_{ac} in steps of 5 V

 0.15Ω

Frequency 45 to 65 Hz

-12 V output ¹)

Output voltage -12 V, adjustable $\pm 10 \%$ (R15, see diagram)

Output current 400 mA

Stability ratio at 220 V 350:1

Output impedance at 10 kHz

Ripple voltage 5 mV_{rms}

Output resistance 0.4 Ω

Temperature coefficient -1.2 mV/deg C

+12 V output 1)

Output voltage 12 V, adjustable ±10 % (R20, see diagram)

Output current 1000 mA

Stability ratio at 220 V 1000:1

Ripple voltage 2 mV_{rms}

Output resistance 0.08 Ω Output impedance at 10 kHz 0.1 Ω

Temperature coefficient +1.2 mV/deg C

Fusing automatic

Operating-temperature range -20 to +55 °C

Storage-temperature range -20 to +75 °C


In systems requiring more than one power supply unit, the earth tags (marked "0 V") may be interconnected, the positive tags (marked "+12 V") and the negative tags (marked "--12 V") must remain strictly separated.

When a system is put into operation for the first time, the output voltages of the power supply units have to be adjusted to 12 V under nominal system load.



¹⁾ All values are given for full load.









PRINTED-WIRING BOARD FOR FOUR UNITS PA 10


This printed-wiring board fits the mounting chassis 4322 026 38240. It can be used directly with the aid of the mating connector with double sided contacts 2422 020 52591. On this board up to four PA 10's can be mounted, the next position in the chassis being left empty.






Terminal location:

1 = not connected		la = not connected						
2 = not connected		2a = not connected						
3 = E ₂ = common supply 0 V		$3a = E_2 = common supply 0 V$						
$4 = N_2$ $5 = N_2 = \text{supply max.} 55 \text{ V}$	unit	$4a = N_2$ supply may 55 V	unit					
$5 = N_2 1$ - supply max. 33 V	nr.III	$4a = N_2$ $5a = N_2 1 = $ supply max. 55 V	nr.IV					
6 = Q = output PA 10		6a = Q = output PA 10						
7 = not connected		7a = not connected						
$8 = E_2 = common supply 0 V$		$8a = E_2 = common supply 0 V$						
$9 = N_2$	unit	$9a = N_2$	unit					
$9 = N_2$ $10 = N_2 1$ = supply max. 55 V	nr. I	$9a = N_2$ $10a = N_2 1 = $ supply max. 55 V	nr.II					
11 = Q = output PA 10		11a = Q = output PA 10						
12 = not connected		12a = not connected						
13 = G = input PA 10		13a = G = input PA 10						
14 = EG = extension input PA 10	l	14a = EG = extension input PA 10	unit					
$15 = N_1 = \text{supply } -12 \text{ V}$	unit	$15a = N_1 = \text{supply } -12 \text{ V}$	nr.II					
16 = P = supply +12 V	nr. I	16a = P = supply +12 V						
17 = E ₁ = common supply 0 V)	17a = E ₁ = common supply 0 V						
18 = G = input PA 10		18a = G = input PA 10						
19 = EG = extension input PA 10	1	19a = EG = extension input PA 10	•.					
$20 = N_1 = \text{supply } -12 \text{ V}$	unit	$20a = N_1 = \text{supply } -12 \text{ V}$	unit					
21 = P = supply +12 V	nr.III	21a = P = supply +12 V	nr.IV					
22 = E ₁ = common supply 0 V)	22a = E ₁ = common supply 0 V						




Material Contacts



glass expoxy 2x23, gold plated, pitch 0.2 inch

PRINTED-WIRING BOARD

This printed-wiring board for 10-Series circuit blocks fits the mounting chassis $4322\ 026\ 38240$.



Material

Hole diameter

Contacts

copper-clad phenolic resinbonded paper with plated-through holes

1.2 mm


1 x 23, gold plated, pitch 0.2 inch




EXPERIMENTERS' PRINTED—WIRING BOARD

This experimenters' printed-wiring board for 10-Series circuit blocks can accommodate a maximum of 10 blocks (low cases) or 8 blocks (high cases) mounted horizontally.

The board fits the mounting chassis 4322 026 38240.





Material

Hole diameter

Contacts

phenolic resin bonded paper with plated-through holes

1.2 mm


2x23, gold plated, pitch 0.2 inch

April 1969 D223

	. *			

EXPERIMENTERS' PRINTED—WIRING BOARDS

These experimenters' printed-wiring boards (with extractor) for 10-Series circuit blocks can accommodate a maximum of 20 blocks mounted vertically or 6 to 12 blocks mounted horizontally at most (depending on how many of these are high and how many are low). The boards fit the mounting chassis 4322 026 38240.



7/2/19

Catalogue number Material

Holes

Contacts


4322 026 38600 glass epoxy 4322 026 38610 phenolic resin bonded paper


plated-through; 1.2 mm diameter 2×23 , gold plated, pitch 0.2 inch

April 1969 | D225

PRINTED-WIRING BOARD OF DCA 10

This printed-wiring board (with extractor) of the assembly DCA 10 fits the mounting chassis $4322\ 026\ 38240$.






Material Contacts


glass epoxy with plated-through holes 2×23 , gold plated, pitch 0.2 inch

=

PRINTED-WIRING BOARD OF 2.DCA 11

This printed-wiring board (with extractor) of the assembly $2.DCA\,11$ fits the mounting chassis $4322\,026\,38240$.





Material Contacts


glass epoxy with plated-through holes 2x23, gold plated, pitch 0.2 inch


=



PRINTED-WIRING BOARD OF 2.DCA 12

This printed-wiring board (with extractor) of the assembly 2.DCA 12 fits the mounting chassis $4322\ 026\ 38240$.





Material Contacts


glass epoxy with plated-through holes 2×23 , gold plated, pitch 0.2 inch


D231

April 1969

PRINTED-WIRING BOARD OF BCA 10

This printed-wiring board (with extractor) of the assembly BCA 10 fits the mounting chassis $4322\ 026\ 38240$.







Material Contacts

glass epoxy with plated-through holes 2×23 , gold plated, pitch 0.2 inch

PRINTED-WIRING BOARD OF 2.SRA 10

This printed-wiring board (with extractor) of the assembly 2. SRA 10 fits the mounting chassis $4322\ 026\ 38240$.






Material Contacts

glass epoxy with plated-through holes 2×23 , gold plated, pitch 0.2 inch


=

PRINTED-WIRING BOARD OF RSR 10

This printed-wiring board (with extractor) of the assembly RSR 10 fits the mounting chassis $4322\ 026\ 38240$.








glass epoxy with plated-through holes 2×23 , gold plated, pitch 0.2 inch

April 1969 D237

LOCKING CAP



For better securing 10-Series and 20-Series circuit blocks mounted parallel to a printed-wiring board (horizontal mounting), window-shaped locking caps are available. They fit the top of a circuit block.

The locking caps are provided with two holes and recesses to lodge two soldering tags, with which the caps can be secured to the board.

description	catalog number
locking cap	4322 026 32150
soldering tag	4322 026 32140



May 1968 D239

STICKERS

These are drawing symbols of circuit blocks printed on self-adhesive, transparent material. They can be used for fast preparation of system drawings. The drawing symbols are as shown on the data sheets of the relevant circuit blocks. The stickers are available in rolls, each containing 1000 drawing symbols of the same type of circuit block. Each sticker can be separately detached from the roll, without cutting.

for circuit block of type	catalog number of a roll with 1000 stickers
FF 10	4322 026 07610
FF 11	4322 026 07620
FF 12	4322 026 07630
2.GI 10	4322 026 07640
2.GI 11	4322 026 07650
2.GI 12	4322 026 07660
2.TG 13	4322 026 30560
2.TG 14	4322 026 30570
4.TG 15	4322 026 34630
PS 10	4322 026 07700
OS 10	4322 026 07710
OS 11	4322 026 36900
PD 10	4322 026 07720
PD 11	4322 026 36910
GA 11	4322 026 34640
TU 10	4322 026 07741
PA 10	4322 026 07751
RD 10	4322 026 07771
RD 11	4322 026 36990
ID 10	4322 026 36850



D241

CONTENTS

Preface		page 7
CIRCUIT BLOCKS 100 kHz SERIES		,
Introduction Construction Design considerations and reliability Test specifications The design of a circuit with circuit blocks Some practical circuits Operational notes Electrical interference and		A3 A5 A7 A9 A11 A17 A35
appropriate counter-measures Loading table		A43 A53
Flip-flop FF 1 Flip-flop FF 2 Flip-flop FF 3 Flip-flop FF 4 Dual negative gate 2.3N 1 Dual negative gate 2.2N 1 Dual positive gate 2.3P 1 Dual positive gate 2.2P 1 Dual pulse logic 2.PL 1 Dual pulse logic 2.PL 2 Emitter follower/inverter amplifier EF 1/IA 1 Dual emitter follower 2.EF 1 Dual inverter amplifier 2.IA 1 Dual emitter follower 2.EF 2 Dual inverter amplifier 2.IA 2 Pulse shaper PS 1	2722 001 00001 2722 001 00011 2722 001 00021 2722 001 00031 2722 001 01001 2722 001 01011 2722 001 02001 2722 001 03001 2722 001 03001 2722 001 05001 2722 001 05001 2722 001 05001 2722 001 05011 2722 001 05011 2722 001 05011 2722 001 06011 2722 001 06011 2722 001 11001	A53 A57 A61 A65 A69 A73 A75 A77 A79 A81 A85 A89 A91 A95 A99 A103 A107
Pulse shaper PS 2 Positive reset unit PR 1 One-shot multivibrator OS 1 One-shot multivibrator OS 2 Pulse driver PD 1 Power amplifier PA 1 Decade counter DC 1 Dual decade counter 2.DCA 2 Reversible counter BCA 1 Decade counter and numerical indicator tube driver assembly DCA 3 Dual numerical indicator tube	2722 001 11001 2722 001 11011 2722 001 22001 2722 001 10001 2722 001 13011 2722 032 00011 2722 009 00001 2722 009 00021 2722 009 00031	A107 A111 A117 A121 A125 A131 A137 A141 A147 A153
driver assembly 2.ID 1	2722 009 05001	Δ167

Accessories for circuit blocks 100 kHz-Series		page
Power supply unit	2722 151 00011	A175
Printed-wiring board for four	2722 131 00011	A173
units PA 1, PAA 1	4322 026 33630	A179
Printed-wiring board for four		
units PD 1, PDA 1	4322 026 34710	A181
Experimenters' printed-wiring boards	4322 026 34900	
	4322 026 34910	A183
Printed-wiring board	4322 026 34920	A185
Experimenters' printed-wiring board	4322 026 34940	A187
Printed-wiring board	4322 026 34960	A189
Printed-wiring board	4322 026 36310	A191
Experimenters' printed-wiring board	4322 026 38620	A193
Experimenters' printed-wiring boards	4322 026 38630	
Laulaine	4322 026 38690	A195
Locking tag Stickers	4322 026 33690	A197
Suckers		A199
CIRCUIT BLOCKS 1-SERIES		
Introduction		В3
Construction		B7
Characteristics		B9
Test specifications		B11
Input and output data		B13
Flip-flop FF 3	2722 001 00021	B15
Flip-flop FF 4	2722 001 00021	B19
Dual negative gate 2.3N 1	2722 001 01001	B23
Dual negative gate 2.2N 1	2722 001 01011	B25
Dual pulse logic 2.PL 2	2722 001 03011	B27
Dual gate inverter 2.GI 1	2722 001 08001	B31
Pulse shaper PS 2	2722 001 11011	B49
Positive reset unit PR 1	2722 001 22001	B55
One-shot multivibrator OS 2	2722 001 10011	B59
Pulse driver PD 1	2722 001 13011	B65
Power amplifier PA 1	2722 032 00011	B71
Dual decade counter 2.DCA 2	2722 009 00011	B75
Reversible counter BCA 1	2722 009 00021	B81
Decade counter and numerical		
indicator tube driver assembly DCA 3	2722 009 00031	B87
Dual numerical indicator tube		
driver assembly 2.ID 1	2722 009 05001	B95
Accessories for circuit blocks 1-Series		
Power supply unit	2722 151 00011	B103
Printed-wiring board for four		
units PA 1, PAA 1	4322 026 33630	B107
Printed-wiring board for four		
units PD 1, PDA 1	4322 026 34710	B109

			page
	Experimenters' printed-wiring boards	4322 026 34900	
		4322 026 34910	B111
	Printed-wiring board	4322 026 34920	B113
	Experimenters' printed-wiring board	4322 026 34940	B115
	Printed-wiring board	4322 026 34960	B117
	Printed-wiring board	4322 026 36310	B119
	Experimenters' printed-wiring board	4322 026 38620	B121
	Experimenters' printed-wiring boards	4322 026 38630	
		4322 026 38690	B123
	Locking tag	4322 026 33690	B125
	Stickers	1022 020 00070	B127
	540A025		512,
CIRCU	IT BLOCKS FOR FERRITE CORE MEMORY DRI	IVE	
	Introduction		C3
	Dual selection switch 2.SS 1	2722 001 14001	C5
	Selection gate SG1	2722 001 04001	C9
	Pulse generator PG 1	2722 001 12001	C11
		2722 001 09011	
	Read amplifier RA 2 B	2722 001 09021	C15
		_,	
CIRCU	IT BLOCKS 10-SERIES		
	Introduction		D3
	Construction		D5
	Characteristics		D7
	Test specifications		D9
	Time definitions		D11
	Input and output data		D15
	Dual positive gate inverter amplifier 2.GI 10	2722 004 08001	D17
	Dual positive gate inverter amplifier 2.GI 11	2722 004 08011	D21
	Dual positive gate inverter amplifier 2.GI 12	2722 004 08021	D25
	Flip-flop FF 10	2722 004 00001	D29
	Flip-flop FF 11	2722 004 00011	D33
	Flip-flop FF 12	2722 001 00011	D39
	Dual trigger gate 2.TG 13	2722 004 05021	D45
	Dual trigger gate 2.TG 14	2722 004 15011	D49
	Quadruple trigger gate 4.TG 15	2722 004 15011	D53
	Timer unit TU 10	2722 004 18001	D57
		2722 004 17001	D63
	Gate amplifier GA 11	2722 004 17001	D69
	One-shot multivibrator OS 11 Pulse driver PD 11	2722 004 10011	D75
		2722 004 13011	D/3
	Pulse shaper PS 10		D85
	Relay driver RD 10	2722 004 16001	D89
	Relay driver RD 11	2722 004 16011	D89
	Power amplifier PA 10	2722 032 00021	D93 D97
	Numerical indicator tube driver ID 10	2722 004 20001	שלע)

Decade counter and numerical		page
indicator tube driver assembly DCA 10	2722 009 020	D103
Dual decade counter and numerical indicator tube driver assembly 2.DCA 11	2722 009 02051 2722 009 02061	D123
Dual decade counter assembly 2.DCA 12	2722 009 02071 2722 009 02081 2722 009 02091	D141
Reversible decade counter and numerical		
indicator tube driver assembly BCA 10	2722 009 021	D161
Dual shift register assembly 2.SRA 10	2722 009 03001	D189
Reversible shift register assembly RSR 10	2722 009 03011	D201
Accessories for circuit blocks 10-Series		
Power supply unit	2722 151 00021	D215
Printed-wiring board for four units PA 10	4322 026 38680	D219
Printed-wiring board	4322 026 34950	D221
Experimenters' printed-wiring board	4322 026 36270	D223
Experimenters' printed-wiring boards	4322 026 38600	
	4322 026 38610	D225
Printed-wiring board of DCA 10	4322 026 38700	D227
Printed-wiring board of 2.DCA 11	4322 026 38710	D229
Printed-wiring board of 2.DCA 12	4322 026 38720	D231
Printed-wiring board of BCA 10	4322 026 38730	D233
Printed-wiring board of 2.SRA 10	4322 026 38740	D235
Printed-wiring board of RSR 10	4322 026 38750	D237
Locking cap	4322 026 32150	D239
Stickers		D241

A Circuit blocks 100 kHz Series

B Circuit blocks 1-Series

C Circuit blocks for ferrite core memory drive

D Circuit blocks 10-Series

